[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Commit-gnuradio] r5254 - gnuradio/branches/developers/matt/u2f/control_
From: |
matt |
Subject: |
[Commit-gnuradio] r5254 - gnuradio/branches/developers/matt/u2f/control_lib |
Date: |
Mon, 7 May 2007 17:31:04 -0600 (MDT) |
Author: matt
Date: 2007-05-07 17:31:04 -0600 (Mon, 07 May 2007)
New Revision: 5254
Modified:
gnuradio/branches/developers/matt/u2f/control_lib/system_control.v
Log:
about to change this
Modified: gnuradio/branches/developers/matt/u2f/control_lib/system_control.v
===================================================================
--- gnuradio/branches/developers/matt/u2f/control_lib/system_control.v
2007-05-07 21:36:54 UTC (rev 5253)
+++ gnuradio/branches/developers/matt/u2f/control_lib/system_control.v
2007-05-07 23:31:04 UTC (rev 5254)
@@ -85,13 +85,21 @@
processor_rst_o <= 1'b1;
else if(ram_loader_done_i)
processor_rst_o <= 1'b0;
-
+
+ reg gate_dsp_clk;
+ // DSP Reset
+ always @(posedge POR or posedge dsp_clk_o)
+ if(POR)
+ dsp_rst_o <= 1'b1;
+ else
+ dsp_rst_o <= ~gate_dsp_clk;
+
////////////////////////////////////////////////////////////
// Control the clocks
reg fin_ret_half, fin_ret_aux; // Retimed finish signals
// Generate dsp_clk
- reg clock_ready_ret, gate_dsp_clk, half_clk;
+ reg clock_ready_ret, half_clk;
always @(posedge clk_fpga_i or posedge POR)
if(POR)
clock_ready_ret <= 1'b0;
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Commit-gnuradio] r5254 - gnuradio/branches/developers/matt/u2f/control_lib,
matt <=