[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Commit-gnuradio] r8451 - gnuradio/branches/developers/gnychis/fpga/usrp
From: |
gnychis |
Subject: |
[Commit-gnuradio] r8451 - gnuradio/branches/developers/gnychis/fpga/usrp/fpga/inband_lib/testbenches |
Date: |
Mon, 19 May 2008 15:39:40 -0600 (MDT) |
Author: gnychis
Date: 2008-05-19 15:39:39 -0600 (Mon, 19 May 2008)
New Revision: 8451
Modified:
gnuradio/branches/developers/gnychis/fpga/usrp/fpga/inband_lib/testbenches/fx2.v
Log:
fixing up the other output reg
Modified:
gnuradio/branches/developers/gnychis/fpga/usrp/fpga/inband_lib/testbenches/fx2.v
===================================================================
---
gnuradio/branches/developers/gnychis/fpga/usrp/fpga/inband_lib/testbenches/fx2.v
2008-05-19 21:38:29 UTC (rev 8450)
+++
gnuradio/branches/developers/gnychis/fpga/usrp/fpga/inband_lib/testbenches/fx2.v
2008-05-19 21:39:39 UTC (rev 8451)
@@ -1,5 +1,5 @@
module fx2 (
- output fx2_1,
+ output reg fx2_1,
input fx2_2,
input fx2_3,
@@ -15,12 +15,11 @@
initial begin
- usbdata_write <= 16'd0 ;
usbclk = 0 ;
-// fx2_1 = 0 ;
-// usbctl = 3'd0 ;
-// usbrdy = 2'd0 ;
-// usbdata = 16'd0 ;
+ fx2_1 = 0 ;
+ usbctl = 3'd0 ;
+ usbrdy = 2'd0 ;
+ usbdata_write <= 16'd0 ;
end
always #(1.0/24.0) usbclk = ~usbclk ;
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Commit-gnuradio] r8451 - gnuradio/branches/developers/gnychis/fpga/usrp/fpga/inband_lib/testbenches,
gnychis <=