[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Commit-gnuradio] r8527 - usrp2/trunk/fpga/top/u2_core
From: |
matt |
Subject: |
[Commit-gnuradio] r8527 - usrp2/trunk/fpga/top/u2_core |
Date: |
Wed, 28 May 2008 18:39:40 -0600 (MDT) |
Author: matt
Date: 2008-05-28 18:39:37 -0600 (Wed, 28 May 2008)
New Revision: 8527
Modified:
usrp2/trunk/fpga/top/u2_core/u2_core.v
Log:
debug line changes
Modified: usrp2/trunk/fpga/top/u2_core/u2_core.v
===================================================================
--- usrp2/trunk/fpga/top/u2_core/u2_core.v 2008-05-29 00:35:10 UTC (rev
8526)
+++ usrp2/trunk/fpga/top/u2_core/u2_core.v 2008-05-29 00:39:37 UTC (rev
8527)
@@ -146,7 +146,8 @@
wire [31:0] debug_gpio_0, debug_gpio_1;
wire [31:0] atr_lines;
- wire [31:0] debug_rx, debug_mac0, debug_mac1, debug_txc,
debug_serdes0, debug_serdes1, debug_serdes2;
+ wire [31:0] debug_rx, debug_mac0, debug_mac1, debug_txc,
debug_serdes0, debug_serdes1, debug_serdes2,
+ debug_rx_dsp;
//
///////////////////////////////////////////////////////////////////////////////////////////////
// Wishbone Single Master INTERCON
parameter dw = 32; // Data bus width
@@ -524,7 +525,8 @@
(.clk(dsp_clk),.rst(dsp_rst),
.set_stb(set_stb),.set_addr(set_addr),.set_data(set_data),
.adc_a(adc_a),.adc_ovf_a(adc_ovf_a),.adc_b(adc_b),.adc_ovf_b(adc_ovf_b),
- .sample(sample_rx), .run(run_rx_d1), .strobe(strobe_rx) );
+ .sample(sample_rx), .run(run_rx_d1), .strobe(strobe_rx),
+ .debug(debug_rx_dsp) );
tx_control #(.FIFOSIZE(10)) tx_control
(.clk(dsp_clk), .rst(dsp_rst),
@@ -625,7 +627,7 @@
assign debug_clk[1] = dsp_clk;
assign debug = {{strobe_rx,adc_ovf_a,adc_a},{run_rx,adc_ovf_b,adc_b}};
- assign debug_gpio_0 = sample_rx;
+ assign debug_gpio_0 = 32'b0;
assign debug_gpio_1 = 32'b0;
endmodule // u2_core
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Commit-gnuradio] r8527 - usrp2/trunk/fpga/top/u2_core,
matt <=