[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[guss-commit] guss ChangeLog TODO con...

From: Johan Rydberg
Subject: [guss-commit] guss ChangeLog TODO con...
Date: Wed, 19 Jun 2002 14:53:22 -0400

CVSROOT:        /cvsroot/guss
Module name:    guss
Changes by:     Johan Rydberg <address@hidden>  02/06/19 14:53:22

Modified files:
        .              : ChangeLog TODO 
                         configure host-i386.h hw-core.c 
                         hw-cpu.c hw.c sim-cpu.c sim-cpu.h sim-endian.h 
                         sim-engine.c sim-scache.c toplevel.c 

Log message:
        * Add OpenRISC target.
        * configure: Regenerate.
        * Add OpenRISC dependencies.
        * Regenerate.
        * TODO: Removed some notes, added a few.
        * sim-cpu.c (sim_cpu_prepare_run): Just set sim_cpu
        to CPU.  Everything else is moed to sim_engine_run_full.
        * sim-engine.c (sim_engine_run_full): Set virtual PC
        here, instead of in sim_cpu_prepare_run.
        (sim_engine_requalify): Implemented.
        * hw-core.c (core_memory_read): Add data to execute
        STC aswell.  Correct mask.
        (core_memory_write): Correct mask.
        (core_io_write): Check so that we got any I/O mappings.
        (core_io_read): Likewise.
        * hw.c: Add hw_tick_description.
        * sim-endian.h (_SWAP4) [i386]: Just test for i386.
        * hw-cpu.c (hw_cpu_trigger_interrupt): Handle interrupts
        * sim-cpu.h (sim_xpc): Declare.
        * toplevel.c (run_command): Print reason for simulation
        to stop.
        * host-i386.h (SEM_INSN_EPILOGUE) [HAVE_DELAY_SLOT]:
        Special definition.
        * sim-scache.c (sim_scache_get_page): Break out of loop at
        the last cache entry, not after it.


reply via email to

[Prev in Thread] Current Thread [Next in Thread]