How must I use override and export with sub makefiles

[José Luis García Pallero]

Hello:

I have three makefiles:

Makefile:
-----------

include Makefile.par

all:
        @echo $(CC)
        make -f Makefile.sub

---------------------

Makefile.par:
----------------

CC=gcc
ifeq ($(CC),xlc)
        override CC=xlc_r
endif
export CC

---------------------

Makefile.sub:
-----------------

all:
        @echo $(CC)

---------------------------

As you can see, Makefile.par changes the CC variable using override if
in the command line is passed the value 'xlc' and then exports it. The
actual compilation is done by Makefile.sub. My problem is that when
the CC variable is changed and exported in Makefile.par, the modified
result is viewed in Makefile, but not in Makefile.sub, that uses de CC
value passed in the command line. How can I use override and export in
order to use the modified CC variable in Makefile.sub

Thanks

-- 
*****************************************
José Luis García Pallero
address@hidden
(o<
/ / \
V_/_
Use Debian GNU/Linux and enjoy!
*****************************************