[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-arm] [PATCH v3b 09/18] target/arm: Implement SVE vector splice (pr
From: |
Richard Henderson |
Subject: |
[Qemu-arm] [PATCH v3b 09/18] target/arm: Implement SVE vector splice (predicated) |
Date: |
Wed, 30 May 2018 11:01:11 -0700 |
Signed-off-by: Richard Henderson <address@hidden>
---
target/arm/helper-sve.h | 2 ++
target/arm/sve_helper.c | 37 +++++++++++++++++++++++++++++++++++++
target/arm/translate-sve.c | 13 +++++++++++++
target/arm/sve.decode | 3 +++
4 files changed, 55 insertions(+)
diff --git a/target/arm/helper-sve.h b/target/arm/helper-sve.h
index 3b7c54905d..c3f8a2b502 100644
--- a/target/arm/helper-sve.h
+++ b/target/arm/helper-sve.h
@@ -479,6 +479,8 @@ DEF_HELPER_FLAGS_4(sve_rbit_h, TCG_CALL_NO_RWG, void, ptr,
ptr, ptr, i32)
DEF_HELPER_FLAGS_4(sve_rbit_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32)
DEF_HELPER_FLAGS_4(sve_rbit_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32)
+DEF_HELPER_FLAGS_5(sve_splice, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32)
+
DEF_HELPER_FLAGS_5(sve_and_pppp, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr,
i32)
DEF_HELPER_FLAGS_5(sve_bic_pppp, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr,
i32)
DEF_HELPER_FLAGS_5(sve_eor_pppp, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr,
i32)
diff --git a/target/arm/sve_helper.c b/target/arm/sve_helper.c
index f8579a25e3..f6d4b2139a 100644
--- a/target/arm/sve_helper.c
+++ b/target/arm/sve_helper.c
@@ -2108,3 +2108,40 @@ int32_t HELPER(sve_last_active_element)(void *vg,
uint32_t pred_desc)
return last_active_element(vg, DIV_ROUND_UP(oprsz, 8), esz);
}
+
+void HELPER(sve_splice)(void *vd, void *vn, void *vm, void *vg, uint32_t desc)
+{
+ intptr_t opr_sz = simd_oprsz(desc) / 8;
+ int esz = simd_data(desc);
+ uint64_t pg, first_g, last_g, len, mask = pred_esz_masks[esz];
+ intptr_t i, first_i, last_i;
+ ARMVectorReg tmp;
+
+ first_i = last_i = 0;
+ first_g = last_g = 0;
+
+ /* Find the extent of the active elements within VG. */
+ for (i = QEMU_ALIGN_UP(opr_sz, 8) - 8; i >= 0; i -= 8) {
+ pg = *(uint64_t *)(vg + i) & mask;
+ if (pg) {
+ if (last_g == 0) {
+ last_g = pg;
+ last_i = i;
+ }
+ first_g = pg;
+ first_i = i;
+ }
+ }
+
+ len = 0;
+ if (first_g != 0) {
+ first_i = first_i * 8 + ctz64(first_g);
+ last_i = last_i * 8 + 63 - clz64(last_g);
+ len = last_i - first_i + (1 << esz);
+ if (vd == vm) {
+ vm = memcpy(&tmp, vm, opr_sz * 8);
+ }
+ swap_memmove(vd, vn + first_i, len);
+ }
+ swap_memmove(vd + len, vm, opr_sz * 8 - len);
+}
diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c
index 90561a8b50..cf3624b439 100644
--- a/target/arm/translate-sve.c
+++ b/target/arm/translate-sve.c
@@ -2671,6 +2671,19 @@ static bool trans_RBIT(DisasContext *s, arg_rpr_esz *a,
uint32_t insn)
return do_zpz_ool(s, a, fns[a->esz]);
}
+static bool trans_SPLICE(DisasContext *s, arg_rprr_esz *a, uint32_t insn)
+{
+ if (sve_access_check(s)) {
+ unsigned vsz = vec_full_reg_size(s);
+ tcg_gen_gvec_4_ool(vec_full_reg_offset(s, a->rd),
+ vec_full_reg_offset(s, a->rn),
+ vec_full_reg_offset(s, a->rm),
+ pred_full_reg_offset(s, a->pg),
+ vsz, vsz, a->esz, gen_helper_sve_splice);
+ }
+ return true;
+}
+
/*
*** SVE Memory - 32-bit Gather and Unsized Contiguous Group
*/
diff --git a/target/arm/sve.decode b/target/arm/sve.decode
index 95eb4968a9..a9fa631252 100644
--- a/target/arm/sve.decode
+++ b/target/arm/sve.decode
@@ -463,6 +463,9 @@ REVH 00000101 .. 1001 01 100 ... ..... .....
@rd_pg_rn
REVW 00000101 .. 1001 10 100 ... ..... ..... @rd_pg_rn
RBIT 00000101 .. 1001 11 100 ... ..... ..... @rd_pg_rn
+# SVE vector splice (predicated)
+SPLICE 00000101 .. 101 100 100 ... ..... ..... @rdn_pg_rm
+
### SVE Predicate Logical Operations Group
# SVE predicate logical operations
--
2.17.0
- [Qemu-arm] [PATCH v3b 00/18] target/arm: SVE instructions, part 2, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 01/18] target/arm: Extend vec_reg_offset to larger sizes, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 02/18] target/arm: Implement SVE Permute - Unpredicated Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 04/18] target/arm: Implement SVE Permute - Interleaving Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 05/18] target/arm: Implement SVE compress active elements, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 03/18] target/arm: Implement SVE Permute - Predicates Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 07/18] target/arm: Implement SVE copy to vector (predicated), Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 08/18] target/arm: Implement SVE reverse within elements, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 06/18] target/arm: Implement SVE conditionally broadcast/extract element, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 10/18] target/arm: Implement SVE Select Vectors Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 09/18] target/arm: Implement SVE vector splice (predicated),
Richard Henderson <=
- [Qemu-arm] [PATCH v3b 11/18] target/arm: Implement SVE Integer Compare - Vectors Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 15/18] target/arm: Implement SVE Integer Compare - Scalars Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 12/18] target/arm: Implement SVE Integer Compare - Immediate Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 16/18] target/arm: Implement FDUP/DUP, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 14/18] target/arm: Implement SVE Predicate Count Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 17/18] target/arm: Implement SVE Integer Wide Immediate - Unpredicated Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 18/18] target/arm: Implement SVE Floating Point Arithmetic - Unpredicated Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 13/18] target/arm: Implement SVE Partition Break Group, Richard Henderson, 2018/05/30
- Re: [Qemu-arm] [Qemu-devel] [PATCH v3b 00/18] target/arm: SVE instructions, part 2, no-reply, 2018/05/30