[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] QEMU/MIPS & dyntick kernel

From: Alan Cox
Subject: Re: [Qemu-devel] QEMU/MIPS & dyntick kernel
Date: Tue, 2 Oct 2007 21:48:26 +0100

> Well on real hardware, the instruction rate and the timer are linked:
> the timer run at half the speed of the CPU. As the corresponding
> assembly code is very small, only uses registers and is run in kernel
> mode, you know for sure that 48 cycles is more than enough.

What happens on NMI or if you take an ECC exception and scrubbing stall
off the memory controller while loading part of that cache line of code
into memory ?


reply via email to

[Prev in Thread] Current Thread [Next in Thread]