[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [6190] target-ppc: Add m{f,t}vscr instructions.
From: |
Aurelien Jarno |
Subject: |
[Qemu-devel] [6190] target-ppc: Add m{f,t}vscr instructions. |
Date: |
Sun, 04 Jan 2009 22:52:00 +0000 |
Revision: 6190
http://svn.sv.gnu.org/viewvc/?view=rev&root=qemu&revision=6190
Author: aurel32
Date: 2009-01-04 22:51:59 +0000 (Sun, 04 Jan 2009)
Log Message:
-----------
target-ppc: Add m{f,t}vscr instructions.
Based on a patch by Nathan Froyd <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
Modified Paths:
--------------
trunk/target-ppc/translate.c
Modified: trunk/target-ppc/translate.c
===================================================================
--- trunk/target-ppc/translate.c 2009-01-04 22:13:21 UTC (rev 6189)
+++ trunk/target-ppc/translate.c 2009-01-04 22:51:59 UTC (rev 6190)
@@ -6228,6 +6228,33 @@
tcg_temp_free_ptr(rd);
}
+GEN_HANDLER(mfvscr, 0x04, 0x2, 0x18, 0x001ff800, PPC_ALTIVEC)
+{
+ TCGv_i32 t;
+ if (unlikely(!ctx->altivec_enabled)) {
+ gen_exception(ctx, POWERPC_EXCP_VPU);
+ return;
+ }
+ tcg_gen_movi_i64(cpu_avrh[rD(ctx->opcode)], 0);
+ t = tcg_temp_new_i32();
+ tcg_gen_ld_i32(t, cpu_env, offsetof(CPUState, vscr));
+ tcg_gen_extu_i32_i64(cpu_avrl[rD(ctx->opcode)], t);
+ tcg_temp_free(t);
+}
+
+GEN_HANDLER(mtvscr, 0x04, 0x2, 0x19, 0x03ff0000, PPC_ALTIVEC)
+{
+ TCGv_i32 t;
+ if (unlikely(!ctx->altivec_enabled)) {
+ gen_exception(ctx, POWERPC_EXCP_VPU);
+ return;
+ }
+ t = tcg_temp_new_i32();
+ tcg_gen_trunc_i64_i32(t, cpu_avrl[rD(ctx->opcode)]);
+ tcg_gen_st_i32(t, cpu_env, offsetof(CPUState, vscr));
+ tcg_temp_free_i32(t);
+}
+
/* Logical operations */
#define GEN_VX_LOGICAL(name, tcg_op, opc2, opc3) \
GEN_HANDLER(name, 0x04, opc2, opc3, 0x00000000, PPC_ALTIVEC) \
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Qemu-devel] [6190] target-ppc: Add m{f,t}vscr instructions.,
Aurelien Jarno <=