qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [RFC PATCH] s390x-linux-user


From: Stuart Brady
Subject: Re: [Qemu-devel] [RFC PATCH] s390x-linux-user
Date: Fri, 26 Jun 2009 20:07:14 +0100
User-agent: Mutt/1.5.13 (2006-08-11)

On Fri, Jun 26, 2009 at 08:17:42PM +0300, Blue Swirl wrote:
> On 6/26/09, Ulrich Hecht <address@hidden> wrote:
> > There is a very peculiar S/390 instruction called "EXECUTE". What it does
> > is to take another instruction stored somewhere in memory, logical-OR
> > the second byte of the instruction with the LSB of R0 and then execute
> > the result, without changing the instruction in memory or the program
> > counter. Any idea how to implement this in QEMU? Currently, I'm
> > interpreting the couple of instructions that GCC uses EXECUTE with, but
> > in the long run that would amount to implementing a second emulator...
> 
> Maybe something like this: Make a special TB of the EXECUTE
> instruction and add LSB of R0 to TB flags for these TBs. Then you can
> examine R0, OR and generate code at translation time. The TBs linking
> to EXECUTE TB may need to be special too in order to track for R0.

Stupid idea, I expect, but would it be possible to handle EXECUTE by 
'branching' to the 'instruction stored somewhere in memory', using one
bit to hold the state of R0, and another indicate that the TB is a 
special EXECUTE TB (i.e. only a single instruction should be decoded,
the LSB of R0 should be ORed, and code must be generated to return to 
the 'caller'), and another bit for the state of the LSB of R0?

Presumably, SMC handling would safely deal with the memory holding that
instruction being written to.  (If all variants of S/390 need precise
SMC handling, I suppose that shouldn't be a problem?)

My only real concern would be that it must not be possible to observe
this behaviour.  (I.e. an interrupt arriving at the 'wrong' moment or 
the EXECUTEd instruction faulting must be properly handled.)

Also, if S/390 has separate read/execute page bits, would access to the
memory location in question still count as 'execution'?  I suppose this
would also be possible to work around, though...

I won't be totally surprised if someone tells me that this would be
completely unworkable, but I'd be interested in learning why, if that
is indeed the case. :-)

Cheers,
-- 
Stuart Brady




reply via email to

[Prev in Thread] Current Thread [Next in Thread]