[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 08/26] target-xtensa: implement JX/RET0/CALLX
From: |
Max Filippov |
Subject: |
[Qemu-devel] [PATCH 08/26] target-xtensa: implement JX/RET0/CALLX |
Date: |
Wed, 18 May 2011 02:32:34 +0400 |
Group SNM0 (indirect jumps and calls).
Signed-off-by: Max Filippov <address@hidden>
---
target-xtensa/translate.c | 43 +++++++++++++++++++++++++++++++++++++++++++
1 files changed, 43 insertions(+), 0 deletions(-)
diff --git a/target-xtensa/translate.c b/target-xtensa/translate.c
index 3b9ce91..0a43ec0 100644
--- a/target-xtensa/translate.c
+++ b/target-xtensa/translate.c
@@ -246,6 +246,49 @@ static void disas_xtensa_insn(DisasContext *dc)
switch (RRR_R) {
case 0: /*SNM0*/
+ switch (CALLX_M) {
+ case 0: /*ILL*/
+ break;
+
+ case 1: /*reserved*/
+ break;
+
+ case 2: /*JR*/
+ switch (CALLX_N) {
+ case 0: /*RET*/
+ case 2: /*JX*/
+ gen_jump(dc, cpu_R[CALLX_S]);
+ break;
+
+ case 1: /*RETWw*/
+ HAS_OPTION(XTENSA_OPTION_WINDOWED_REGISTER);
+ break;
+
+ case 3: /*reserved*/
+ break;
+ }
+ break;
+
+ case 3: /*CALLX*/
+ switch (CALLX_N) {
+ case 0: /*CALLX0*/
+ {
+ TCGv_i32 tmp = tcg_temp_new_i32();
+ tcg_gen_mov_i32(tmp, cpu_R[CALLX_S]);
+ tcg_gen_movi_i32(cpu_R[0], dc->next_pc);
+ gen_jump(dc, tmp);
+ tcg_temp_free(tmp);
+ }
+ break;
+
+ case 1: /*CALLX4w*/
+ case 2: /*CALLX8w*/
+ case 3: /*CALLX12w*/
+ HAS_OPTION(XTENSA_OPTION_WINDOWED_REGISTER);
+ break;
+ }
+ break;
+ }
break;
case 1: /*MOVSPw*/
--
1.7.3.4
- [Qemu-devel] [PATCH 00/26] target-xtensa: introduce new target architecture, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 01/26] target-xtensa: add target stubs, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 02/26] target-xtensa: add target to the configure script, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 03/26] target-xtensa: implement disas_xtensa_insn, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 04/26] target-xtensa: implement narrow instructions, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 05/26] target-xtensa: implement RT0 group, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 06/26] target-xtensa: add sample board, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 07/26] target-xtensa: implement conditional jumps, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 08/26] target-xtensa: implement JX/RET0/CALLX,
Max Filippov <=
- [Qemu-devel] [PATCH 09/26] target-xtensa: add special and user registers, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 10/26] target-xtensa: implement RST3 group, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 11/26] target-xtensa: implement shifts (ST1 and RST1 groups), Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 12/26] target-xtensa: implement LSAI group, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 13/26] target-xtensa: mark reserved and TBD opcodes, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 14/26] target-xtensa: implement SYNC group, Max Filippov, 2011/05/17