qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-devel] [PATCH] target-mips: Enable access to required RDHWR hardwa


From: Meador Inge
Subject: [Qemu-devel] [PATCH] target-mips: Enable access to required RDHWR hardware registers
Date: Mon, 20 Aug 2012 18:41:42 -0500

While running in the usermode emulator all of the MIPS32r2 *required*
RDHWR hardware registers should be accessible (the Linux kernel enables
access to these same registers).

Signed-off-by: Meador Inge <address@hidden>
---
 target-mips/translate.c |    7 +++++--
 1 files changed, 5 insertions(+), 2 deletions(-)

diff --git a/target-mips/translate.c b/target-mips/translate.c
index 47daf85..849e75d 100644
--- a/target-mips/translate.c
+++ b/target-mips/translate.c
@@ -12768,8 +12768,11 @@ void cpu_state_reset(CPUMIPSState *env)
 
 #if defined(CONFIG_USER_ONLY)
     env->hflags = MIPS_HFLAG_UM;
-    /* Enable access to the SYNCI_Step register.  */
-    env->CP0_HWREna |= (1 << 1);
+    if (env->insn_flags & ISA_MIPS32R2) {
+        /* Enable access to the CPUNum, SYNCI_Step, CC, and CCRes RDHWR
+           hardware registers.  */
+        env->CP0_HWREna |= 0x0000000F;
+    }
     if (env->CP0_Config1 & (1 << CP0C1_FP)) {
         env->hflags |= MIPS_HFLAG_FPU;
     }
-- 
1.7.7.6




reply via email to

[Prev in Thread] Current Thread [Next in Thread]