|
From: | Peter Maydell |
Subject: | Re: [Qemu-devel] [PATCH target-arm v5 3/5] zynq_slcr: Implement CPU reset |
Date: | Mon, 27 Jan 2014 17:43:12 +0000 |
On 15 January 2014 09:14, Peter Crosthwaite <address@hidden> wrote: > Implement the CPU reset IO line of the A9_CPU_RST_CTRL register > (offset 0x244). This is trivial GPIO mapping straight to the register > bits. > > Signed-off-by: Peter Crosthwaite <address@hidden> Reviewed-by: Peter Maydell <address@hidden> thanks -- PMM
[Prev in Thread] | Current Thread | [Next in Thread] |