[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PULL 00/45] target-arm queue
From: |
Peter Maydell |
Subject: |
Re: [Qemu-devel] [PULL 00/45] target-arm queue |
Date: |
Thu, 27 Feb 2014 11:33:47 +0000 |
On 26 February 2014 18:01, Peter Maydell <address@hidden> wrote:
> The following changes since commit d5001cf787ad0514839a81d0f2e771e01e076e21:
>
> xilinx: Delete hw/include/xilinx.h (2014-02-26 14:54:45 +1000)
>
> are available in the git repository at:
>
> git://git.linaro.org/people/pmaydell/qemu-arm.git
> tags/pull-target-arm-20140226
>
> for you to fetch changes up to c04018e93390e31b40044f3db92c173fb0ccb3d2:
>
> dma/pl330: implement dmaadnh instruction (2014-02-26 17:20:09 +0000)
>
> ----------------------------------------------------------------
> target-arm queue:
> * fixes for various Coverity-spotted bugs
> * support new KVM device control API for VGIC
> * support KVM VGIC save/restore/migration
> * more AArch64 system mode foundations
> * support ARMv8 CRC instructions for A32/T32
> * PL330 minor fixes and cleanup
Applied, thanks.
-- PMM
- [Qemu-devel] [PULL 32/45] target-arm: A64: Implement WFI, (continued)
- [Qemu-devel] [PULL 32/45] target-arm: A64: Implement WFI, Peter Maydell, 2014/02/26
- [Qemu-devel] [PULL 19/45] target-arm: Implement AArch64 TLB invalidate ops, Peter Maydell, 2014/02/26
- [Qemu-devel] [PULL 02/45] hw/net/stellaris_enet: Avoid unintended sign extension, Peter Maydell, 2014/02/26
- [Qemu-devel] [PULL 01/45] hw/misc/arm_sysctl: Fix bad boundary check on mb clock accesses, Peter Maydell, 2014/02/26
- [Qemu-devel] [PULL 09/45] linux-headers: Update from v3.14-rc3, Peter Maydell, 2014/02/26
- [Qemu-devel] [PULL 21/45] target-arm: Implement AArch64 memory attribute registers, Peter Maydell, 2014/02/26
- [Qemu-devel] [PULL 18/45] target-arm: Implement AArch64 cache invalidate/clean ops, Peter Maydell, 2014/02/26
- [Qemu-devel] [PULL 03/45] hw/timer/arm_timer: Avoid array overrun for bad addresses, Peter Maydell, 2014/02/26
- [Qemu-devel] [PULL 07/45] target-arm: Load correct access bits from ARMv5 level 2 page table descriptors, Peter Maydell, 2014/02/26
- [Qemu-devel] [PULL 06/45] hw/arm/musicpal: Remove nonexistent CDTP2, CDTP3 registers, Peter Maydell, 2014/02/26
- Re: [Qemu-devel] [PULL 00/45] target-arm queue,
Peter Maydell <=