[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [Qemu-ppc] [PATCH 1/3] target-ppc : Add floating point
From: |
Alexander Graf |
Subject: |
Re: [Qemu-devel] [Qemu-ppc] [PATCH 1/3] target-ppc : Add floating point ability to 440x5 PPC CPU |
Date: |
Wed, 10 Sep 2014 11:13:44 +0200 |
User-agent: |
Mozilla/5.0 (Macintosh; Intel Mac OS X 10.9; rv:31.0) Gecko/20100101 Thunderbird/31.1.0 |
On 10.09.14 07:03, Pierre Mallard wrote:
> This patch add some floating point operation for PPC440x5.
> Compile with PPC440x5_HAVE_FPU enabled in configure extra-cflags
>
> Signed-off-by: Pierre Mallard <address@hidden>
Instead of the define, could we just create a new CPU that has these
flags enabled? Just call it "440x5-fpu" or so.
Alex
> ---
> target-ppc/translate_init.c | 4 ++++
> 1 file changed, 4 insertions(+)
>
> diff --git a/target-ppc/translate_init.c b/target-ppc/translate_init.c
> index 48177ed..b4dedce 100644
> --- a/target-ppc/translate_init.c
> +++ b/target-ppc/translate_init.c
> @@ -3897,6 +3897,10 @@ POWERPC_FAMILY(440x5)(ObjectClass *oc, void *data)
> pcc->init_proc = init_proc_440x5;
> pcc->check_pow = check_pow_nocheck;
> pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING |
> +#ifdef PPC440x5_HAVE_FPU
> + PPC_FLOAT | PPC_FLOAT_FSQRT |
> + PPC_FLOAT_STFIWX |
> +#endif
> PPC_DCR | PPC_WRTEE | PPC_RFMCI |
> PPC_CACHE | PPC_CACHE_ICBI |
> PPC_CACHE_DCBZ | PPC_CACHE_DCBA |
>
- [Qemu-devel] [PATCH 0/3] Enabling floating point instruction to 440x5 CPUs, Pierre Mallard, 2014/09/10
- [Qemu-devel] [PATCH 1/3] target-ppc : Add floating point ability to 440x5 PPC CPU, Pierre Mallard, 2014/09/10
- Re: [Qemu-devel] [Qemu-ppc] [PATCH 1/3] target-ppc : Add floating point ability to 440x5 PPC CPU,
Alexander Graf <=
- [Qemu-devel] [PATCH 2/3] target-ppc : Add PPC_FLOAT_64 flag to instructions type, Pierre Mallard, 2014/09/10
- [Qemu-devel] [PATCH 3/3] target-ppc : Add PPC_FLOAT_64 type to fctid, fctidz and fcfid and remove their TARGET_PPC64 restriction, Pierre Mallard, 2014/09/10
- Re: [Qemu-devel] [Qemu-ppc] [PATCH 0/3] Enabling floating point instruction to 440x5 CPUs, Alexander Graf, 2014/09/10