[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 00/28] target-arm queue
From: |
Peter Maydell |
Subject: |
[Qemu-devel] [PULL 00/28] target-arm queue |
Date: |
Thu, 5 Feb 2015 14:02:39 +0000 |
The following changes since commit 2c918a245ca2a0b3339b8ded926b3f887d6d409e:
Merge remote-tracking branch 'remotes/armbru/tags/pull-error-2015-02-05' into
staging (2015-02-05 11:11:56 +0000)
are available in the git repository at:
git://git.linaro.org/people/pmaydell/qemu-arm.git
tags/pull-target-arm-20150205
for you to fetch changes up to fc1792e9aa36227ee9994757974f9397684e1a48:
target-arm: fix for exponent comparison in recpe_f64 (2015-02-05 13:37:25
+0000)
----------------------------------------------------------------
target-arm queue:
* refactor/clean up armv7m_init()
* some initial cleanup in the direction of supporting 64-bit EL3
* fix broken synchronization of registers between QEMU and KVM
for 32-bit ARM hosts (which among other things broke memory
access via gdbstub)
* fix flush-to-zero handling in FMULX, FRECPS, FRSQRTS and FRECPE
* don't crash QEMU for UNPREDICTABLE BFI insns in A32 encoding
* explain why virt board's device-to-transport mapping code is
the way it is
* implement mmu_idx values which match the architectural
distinctions, and introduce the concept of a translation
regime to get_phys_addr() rather than incorrectly looking
at the current CPU state
* update to upstream VIXL 1.7 (gives us correct code addresses
when dissassembling pc-relative references)
* sync system register state between KVM and QEMU for 64-bit ARM
* support virtio on big-endian guests by implementing the
"which endian is the guest now?" CPU method
----------------------------------------------------------------
Alistair Francis (2):
target_arm: Remove memory region init from armv7m_init
target_arm: Parameterise the irq lines for armv7m_init
Greg Bellows (4):
target-arm: Fix RVBAR_EL1 register encoding
target-arm: Add extended RVBAR support
target-arm: Change reset to highest available EL
target-arm: Add missing SP_ELx register definition
Ildar Isaev (1):
target-arm: fix for exponent comparison in recpe_f64
Kirill Batuzov (1):
target-arm: check that LSB <= MSB in BFI instruction
Laszlo Ersek (1):
hw/arm/virt: explain device-to-transport mapping in
create_virtio_devices()
Peter Maydell (16):
target-arm: Split NO_MIGRATE into ALIAS and NO_RAW
target-arm: Add checks that cpreg raw accesses are handled
target-arm: Squash input denormals in FRECPS and FRSQRTS
cpu_ldst.h: Allow NB_MMU_MODES to be 7
target-arm: Make arm_current_el() return sensible values for M profile
target-arm/translate-a64: Fix wrong mmu_idx usage for LDT/STT
target-arm: Define correct mmu_idx values and pass them in TB flags
target-arm: Use correct mmu_idx for unprivileged loads and stores
target-arm: Don't define any MMU_MODE*_SUFFIXes
target-arm: Split AArch64 cases out of ats_write()
target-arm: Pass mmu_idx to get_phys_addr()
target-arm: Use mmu_idx in get_phys_addr()
target-arm: Reindent ancient page-table-walk code
target-arm: Fix brace style in reindented code
disas/libvixl: Update to upstream VIXL 1.7
disas/arm-a64.cc: Tell libvixl correct code addresses
Pranavkumar Sawargaonkar (2):
target-arm: KVM64: Get and Sync up guest register state like kvm32.
target-arm: Guest cpu endianness determination for virtio KVM ARM/ARM64
Xiangyu Hu (1):
Fix FMULX not squashing denormalized inputs when FZ is set.
disas/arm-a64.cc | 9 +-
disas/libvixl/README | 2 +-
disas/libvixl/a64/assembler-a64.h | 290 +++++++-----
disas/libvixl/a64/constants-a64.h | 61 ++-
disas/libvixl/a64/decoder-a64.h | 2 +-
disas/libvixl/a64/disasm-a64.cc | 142 +++++-
disas/libvixl/a64/disasm-a64.h | 48 +-
disas/libvixl/a64/instructions-a64.cc | 63 +++
disas/libvixl/a64/instructions-a64.h | 110 +++--
disas/libvixl/globals.h | 2 +-
disas/libvixl/utils.cc | 13 +
disas/libvixl/utils.h | 14 +-
hw/arm/armv7m.c | 39 +-
hw/arm/boot.c | 22 +-
hw/arm/stellaris.c | 27 +-
hw/arm/virt.c | 37 +-
include/exec/cpu_ldst.h | 28 +-
include/hw/arm/arm.h | 3 +-
target-arm/cpu.c | 33 +-
target-arm/cpu.h | 138 ++++--
target-arm/helper-a64.c | 18 +
target-arm/helper.c | 818 +++++++++++++++++++++++-----------
target-arm/kvm64.c | 13 +-
target-arm/translate-a64.c | 24 +-
target-arm/translate.c | 35 +-
target-arm/translate.h | 3 +-
26 files changed, 1427 insertions(+), 567 deletions(-)
- [Qemu-devel] [PULL 00/28] target-arm queue,
Peter Maydell <=
- [Qemu-devel] [PULL 01/28] target_arm: Remove memory region init from armv7m_init, Peter Maydell, 2015/02/05
- [Qemu-devel] [PULL 28/28] target-arm: fix for exponent comparison in recpe_f64, Peter Maydell, 2015/02/05
- [Qemu-devel] [PULL 26/28] target-arm: KVM64: Get and Sync up guest register state like kvm32., Peter Maydell, 2015/02/05
- [Qemu-devel] [PULL 27/28] target-arm: Guest cpu endianness determination for virtio KVM ARM/ARM64, Peter Maydell, 2015/02/05
- [Qemu-devel] [PULL 25/28] disas/arm-a64.cc: Tell libvixl correct code addresses, Peter Maydell, 2015/02/05
- [Qemu-devel] [PULL 20/28] target-arm: Pass mmu_idx to get_phys_addr(), Peter Maydell, 2015/02/05
- [Qemu-devel] [PULL 23/28] target-arm: Fix brace style in reindented code, Peter Maydell, 2015/02/05
- [Qemu-devel] [PULL 12/28] hw/arm/virt: explain device-to-transport mapping in create_virtio_devices(), Peter Maydell, 2015/02/05
- [Qemu-devel] [PULL 22/28] target-arm: Reindent ancient page-table-walk code, Peter Maydell, 2015/02/05
- [Qemu-devel] [PULL 17/28] target-arm: Use correct mmu_idx for unprivileged loads and stores, Peter Maydell, 2015/02/05