[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [Bug 1478376] [NEW] PL050 KMIDATA register does not reset
From: |
T-T Yu |
Subject: |
[Qemu-devel] [Bug 1478376] [NEW] PL050 KMIDATA register does not reset |
Date: |
Sun, 26 Jul 2015 18:16:37 -0000 |
Public bug reported:
static uint32_t pl050_read(void *opaque, target_phys_addr_t offset){
...
case 2: /* KMIDATA */
if (s->pending)
s->last = ps2_read_data(s->dev);
return s->last;
}
When the receive queue is empty (s->pending is false), is the KMIDATA
register supposed to be reset to 0x00? In the current implementation,
the KMIDATA does not reverse its value after interrupt is lowered.
** Affects: qemu
Importance: Undecided
Status: New
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1478376
Title:
PL050 KMIDATA register does not reset
Status in QEMU:
New
Bug description:
static uint32_t pl050_read(void *opaque, target_phys_addr_t offset){
...
case 2: /* KMIDATA */
if (s->pending)
s->last = ps2_read_data(s->dev);
return s->last;
}
When the receive queue is empty (s->pending is false), is the KMIDATA
register supposed to be reset to 0x00? In the current implementation,
the KMIDATA does not reverse its value after interrupt is lowered.
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1478376/+subscriptions
- [Qemu-devel] [Bug 1478376] [NEW] PL050 KMIDATA register does not reset,
T-T Yu <=