qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH for-2.5] piix: Document coreboot-specific RAM si


From: Thomas Lamprecht
Subject: Re: [Qemu-devel] [PATCH for-2.5] piix: Document coreboot-specific RAM size config register
Date: Tue, 25 Aug 2015 11:52:30 +0200
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:38.0) Gecko/20100101 Thunderbird/38.1.0



On 08/17/2015 08:58 PM, Eduardo Habkost wrote:
On Thu, Aug 13, 2015 at 11:30:57AM -0400, Richard Smith wrote:
On 08/09/2015 09:48 PM, Ed Swierk wrote:


References to coreboot commits: * Original commit adding code reading
register offsets 0x5a, 0x5b, 0x5c, 0x5d, 0x5e, 0x5f, 0x56, 0x57 to
Intel 440bx code in coreboot:
cb8eab482ff09ec256456312ef2d6e7710123551
I have vague recollection I may have been responsible for this but it
was so long ago.  I'm having trouble finding the commits in gitweb.
When I put those hashes into the commit search at
review.coreboot.org I get not found.
Those are git commits from the repository at
http://review.coreboot.org/coreboot.git

(I couldn't check if they can be seen in a browser, right now, because
the server is returning HTTP 502 errors)

Server doesn't work for me neither, but here is the commit on the github repo:
https://github.com/coreboot/coreboot/commit/cb8eab482ff09ec256456312ef2d6e7710123551




reply via email to

[Prev in Thread] Current Thread [Next in Thread]