[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 10/21] ppc/spapr: Add "ibm, pa-features" property to
From: |
David Gibson |
Subject: |
[Qemu-devel] [PULL 10/21] ppc/spapr: Add "ibm, pa-features" property to the device-tree |
Date: |
Fri, 23 Oct 2015 20:43:22 +1100 |
From: Benjamin Herrenschmidt <address@hidden>
LoPAPR defines a "ibm,pa-features" per-CPU device tree property which
describes extended features of the Processor Architecture.
This adds the property to the device tree. At the moment this is the
copy of what pHyp advertises except "I=1 (cache inhibited) Large Pages"
which is enabled for TCG and disabled when running under HV KVM host
with 4K system page size.
Signed-off-by: Benjamin Herrenschmidt <address@hidden>
[aik: rebased, changed commit log, moved ci_large_pages initialization,
renamed pa_features arrays]
Signed-off-by: Alexey Kardashevskiy <address@hidden>
Signed-off-by: David Gibson <address@hidden>
---
hw/ppc/spapr.c | 31 +++++++++++++++++++++++++++++++
target-ppc/cpu.h | 1 +
target-ppc/kvm.c | 7 +++++++
target-ppc/translate_init.c | 1 +
4 files changed, 40 insertions(+)
diff --git a/hw/ppc/spapr.c b/hw/ppc/spapr.c
index 3ba1e90..e1202ce 100644
--- a/hw/ppc/spapr.c
+++ b/hw/ppc/spapr.c
@@ -597,6 +597,24 @@ static void spapr_populate_cpu_dt(CPUState *cs, void *fdt,
int offset,
uint32_t vcpus_per_socket = smp_threads * smp_cores;
uint32_t pft_size_prop[] = {0, cpu_to_be32(spapr->htab_shift)};
+ /* Note: we keep CI large pages off for now because a 64K capable guest
+ * provisioned with large pages might otherwise try to map a qemu
+ * framebuffer (or other kind of memory mapped PCI BAR) using 64K pages
+ * even if that qemu runs on a 4k host.
+ *
+ * We can later add this bit back when we are confident this is not
+ * an issue (!HV KVM or 64K host)
+ */
+ uint8_t pa_features_206[] = { 6, 0,
+ 0xf6, 0x1f, 0xc7, 0x00, 0x80, 0xc0 };
+ uint8_t pa_features_207[] = { 24, 0,
+ 0xf6, 0x1f, 0xc7, 0xc0, 0x80, 0xf0,
+ 0x80, 0x00, 0x00, 0x00, 0x00, 0x00,
+ 0x00, 0x00, 0x00, 0x00, 0x80, 0x00,
+ 0x80, 0x00, 0x80, 0x00, 0x80, 0x00 };
+ uint8_t *pa_features;
+ size_t pa_size;
+
_FDT((fdt_setprop_cell(fdt, offset, "reg", index)));
_FDT((fdt_setprop_string(fdt, offset, "device_type", "cpu")));
@@ -663,6 +681,19 @@ static void spapr_populate_cpu_dt(CPUState *cs, void *fdt,
int offset,
page_sizes_prop, page_sizes_prop_size)));
}
+ /* Do the ibm,pa-features property, adjust it for ci-large-pages */
+ if (env->mmu_model == POWERPC_MMU_2_06) {
+ pa_features = pa_features_206;
+ pa_size = sizeof(pa_features_206);
+ } else /* env->mmu_model == POWERPC_MMU_2_07 */ {
+ pa_features = pa_features_207;
+ pa_size = sizeof(pa_features_207);
+ }
+ if (env->ci_large_pages) {
+ pa_features[3] |= 0x20;
+ }
+ _FDT((fdt_setprop(fdt, offset, "ibm,pa-features", pa_features, pa_size)));
+
_FDT((fdt_setprop_cell(fdt, offset, "ibm,chip-id",
cs->cpu_index / vcpus_per_socket)));
diff --git a/target-ppc/cpu.h b/target-ppc/cpu.h
index 69d8cf6..b34aed6 100644
--- a/target-ppc/cpu.h
+++ b/target-ppc/cpu.h
@@ -1073,6 +1073,7 @@ struct CPUPPCState {
uint64_t insns_flags2;
#if defined(TARGET_PPC64)
struct ppc_segment_page_sizes sps;
+ bool ci_large_pages;
#endif
#if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY)
diff --git a/target-ppc/kvm.c b/target-ppc/kvm.c
index b4af75d..ac70f08 100644
--- a/target-ppc/kvm.c
+++ b/target-ppc/kvm.c
@@ -414,6 +414,13 @@ static void kvm_fixup_page_sizes(PowerPCCPU *cpu)
/* Convert to QEMU form */
memset(&env->sps, 0, sizeof(env->sps));
+ /* If we have HV KVM, we need to forbid CI large pages if our
+ * host page size is smaller than 64K.
+ */
+ if (smmu_info.flags & KVM_PPC_PAGE_SIZES_REAL) {
+ env->ci_large_pages = getpagesize() >= 0x10000;
+ }
+
/*
* XXX This loop should be an entry wide AND of the capabilities that
* the selected CPU has with the capabilities that KVM supports.
diff --git a/target-ppc/translate_init.c b/target-ppc/translate_init.c
index 2adbb63..4934c80 100644
--- a/target-ppc/translate_init.c
+++ b/target-ppc/translate_init.c
@@ -7864,6 +7864,7 @@ static void init_proc_book3s_64(CPUPPCState *env, int
version)
gen_spr_book3s_ids(env);
gen_spr_amr(env);
gen_spr_book3s_purr(env);
+ env->ci_large_pages = true;
break;
default:
g_assert_not_reached();
--
2.4.3
- [Qemu-devel] [PULL 04/21] spapr_pci: Allow PCI host bridge DMA window to be configured, (continued)
- [Qemu-devel] [PULL 04/21] spapr_pci: Allow PCI host bridge DMA window to be configured, David Gibson, 2015/10/23
- [Qemu-devel] [PULL 07/21] spapr_pci: Allow VFIO devices to work on the normal PCI host bridge, David Gibson, 2015/10/23
- [Qemu-devel] [PULL 01/21] spapr: Allocate HTAB from machine init, David Gibson, 2015/10/23
- [Qemu-devel] [PULL 02/21] spapr: Abort when HTAB of requested size isn't allocated, David Gibson, 2015/10/23
- [Qemu-devel] [PULL 06/21] spapr_iommu: Provide a function to switch a TCE table to allowing VFIO, David Gibson, 2015/10/23
- [Qemu-devel] [PULL 16/21] macio-ide: add to storage category, David Gibson, 2015/10/23
- [Qemu-devel] [PULL 19/21] macio-nvram: add to misc category, David Gibson, 2015/10/23
- [Qemu-devel] [PULL 18/21] macio: add to bridge category, David Gibson, 2015/10/23
- [Qemu-devel] [PULL 15/21] cuda: add to bridge category, David Gibson, 2015/10/23
- [Qemu-devel] [PULL 17/21] uninorth: add to bridge category, David Gibson, 2015/10/23
- [Qemu-devel] [PULL 10/21] ppc/spapr: Add "ibm, pa-features" property to the device-tree,
David Gibson <=
- [Qemu-devel] [PULL 20/21] openpic: add to misc category, David Gibson, 2015/10/23
- [Qemu-devel] [PULL 21/21] prep: do not use CPU_LOG_IOPORT, convert to tracepoints, David Gibson, 2015/10/23
- [Qemu-devel] [PULL 09/21] ppc: Add mmu_model defines for arch 2.03 and 2.07, David Gibson, 2015/10/23
- [Qemu-devel] [PULL 05/21] spapr_iommu: Rename vfio_accel parameter, David Gibson, 2015/10/23
- Re: [Qemu-devel] [PULL 00/21] ppc-next-20151023 queue 20151023, Michael Roth, 2015/10/23