[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH v7 1/6] qdev: get_child_bus(): Use QOM lookup if
From: |
Alistair Francis |
Subject: |
Re: [Qemu-devel] [PATCH v7 1/6] qdev: get_child_bus(): Use QOM lookup if available |
Date: |
Fri, 15 Jan 2016 16:00:06 -0800 |
On Fri, Jan 15, 2016 at 2:47 PM, Peter Crosthwaite
<address@hidden> wrote:
> On Fri, Jan 15, 2016 at 2:38 PM, Alistair Francis
> <address@hidden> wrote:
>> From: Peter Crosthwaite <address@hidden>
>>
>> qbus_realize() adds busses as a QOM child of the device in addition to
>> adding it to the qdev bus list. Change get_child_bus() to use the QOM
>> child if it is available. This takes priority over the bus-list, but
>> the child object is checked for type correctness.
>>
>> This prepares support for aliasing of buses. The use case is SoCs,
>> where a SoC container needs to present buses to the board level, but
>> the buses are implemented by controller IP we already model as self
>> contained qbus-containing devices.
>>
>> Signed-off-by: Peter Crosthwaite <address@hidden>
>> Acked-by: Alistair Francis <address@hidden>
>
> As a re-sender, you need to Signed-off-by as well. I'm guessing you
> can just do this on list like a review to avoid the respin.
Ok, here it is:
Signed-off-by: Alistair Francis <address@hidden>
Thanks,
Alistair
- [Qemu-devel] [PATCH v7 0/6] Connect the SPI devices to Xilinx's ZynqMP., Alistair Francis, 2016/01/15
- [Qemu-devel] [PATCH v7 1/6] qdev: get_child_bus(): Use QOM lookup if available, Alistair Francis, 2016/01/15
- [Qemu-devel] [PATCH v7 2/6] m25p80.c: Add sst25wf080 SPI flash device, Alistair Francis, 2016/01/15
- [Qemu-devel] [PATCH v7 3/6] ssi: Move ssi.h into a separate directory, Alistair Francis, 2016/01/15
- [Qemu-devel] [PATCH v7 4/6] xilinx_spips: Separate the state struct into a header, Alistair Francis, 2016/01/15
- [Qemu-devel] [PATCH v7 6/6] xlnx-ep108: Connect the SPI Flash, Alistair Francis, 2016/01/15
- Message not available
- Re: [Qemu-devel] [PATCH v7 0/6] Connect the SPI devices to Xilinx's ZynqMP., Peter Maydell, 2016/01/18