[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v3 0/3] Extend the performance monitoring registers
From: |
Alistair Francis |
Subject: |
[Qemu-devel] [PATCH v3 0/3] Extend the performance monitoring registers |
Date: |
Tue, 9 Feb 2016 15:47:14 -0800 |
This patch set is based on the patch sent by Christopher Covington and
written by Aaron Lindsay which was sent as an RFC (Implement remaining
PMU functionality).
It adds a few performance monitoring related registers.
V3:
- Fixes pased on Peter Maydell's feedback
- Remove patch 2 and 5 to get these accepted first
V2:
- Add Aaron to the signed off lines
- Add the tested-by lines from Nathan
- Add two more patches from Chris
Alistair Francis (3):
target-arm: Add the pmceid0 and pmceid1 registers
target-arm: Add the pmovsclr_el0 and pmintenclr_el1 registers
target-arm: Add PMUSERENR_EL0 register
target-arm/cpu-qom.h | 2 ++
target-arm/cpu.c | 2 ++
target-arm/cpu64.c | 2 ++
target-arm/helper.c | 34 ++++++++++++++++++++++++++++++++++
4 files changed, 40 insertions(+)
--
2.5.0
- [Qemu-devel] [PATCH v3 0/3] Extend the performance monitoring registers,
Alistair Francis <=