[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v1 03/29] target-microblaze: compute_ldst_addr: Use
From: |
Edgar E. Iglesias |
Subject: |
[Qemu-devel] [PATCH v1 03/29] target-microblaze: compute_ldst_addr: Use bool instead of int |
Date: |
Thu, 3 May 2018 11:18:56 +0200 |
From: "Edgar E. Iglesias" <address@hidden>
Use bool instead of int to represent flags.
No functional change.
Signed-off-by: Edgar E. Iglesias <address@hidden>
---
target/microblaze/translate.c | 10 +++++-----
1 file changed, 5 insertions(+), 5 deletions(-)
diff --git a/target/microblaze/translate.c b/target/microblaze/translate.c
index 6fe679ca6d..9232b42a8a 100644
--- a/target/microblaze/translate.c
+++ b/target/microblaze/translate.c
@@ -845,13 +845,13 @@ static void dec_imm(DisasContext *dc)
static inline TCGv *compute_ldst_addr(DisasContext *dc, TCGv *t)
{
- unsigned int extimm = dc->tb_flags & IMM_FLAG;
- /* Should be set to one if r1 is used by loadstores. */
- int stackprot = 0;
+ bool extimm = dc->tb_flags & IMM_FLAG;
+ /* Should be set to true if r1 is used by loadstores. */
+ bool stackprot = false;
/* All load/stores use ra. */
if (dc->ra == 1 && dc->cpu->cfg.stackprot) {
- stackprot = 1;
+ stackprot = true;
}
/* Treat the common cases first. */
@@ -864,7 +864,7 @@ static inline TCGv *compute_ldst_addr(DisasContext *dc,
TCGv *t)
}
if (dc->rb == 1 && dc->cpu->cfg.stackprot) {
- stackprot = 1;
+ stackprot = true;
}
*t = tcg_temp_new();
--
2.14.1
- [Qemu-devel] [PATCH v1 00/29] target-microblaze: Add support for Extended Addressing, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 01/29] target-microblaze: dec_load: Use bool instead of unsigned int, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 02/29] target-microblaze: dec_store: Use bool instead of unsigned int, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 03/29] target-microblaze: compute_ldst_addr: Use bool instead of int,
Edgar E. Iglesias <=
- [Qemu-devel] [PATCH v1 04/29] target-microblaze: Fallback to our latest CPU version, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 05/29] target-microblaze: Correct special register array sizes, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 06/29] target-microblaze: Correct the PVR array size, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 09/29] target-microblaze: Conditionalize setting of PVR11_USE_MMU, Edgar E. Iglesias, 2018/05/03