[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH v1 24/29] target-microblaze: mmu: Add R_TBLX_MIS
From: |
Alistair Francis |
Subject: |
Re: [Qemu-devel] [PATCH v1 24/29] target-microblaze: mmu: Add R_TBLX_MISS macros |
Date: |
Thu, 03 May 2018 21:49:33 +0000 |
On Thu, May 3, 2018 at 2:41 AM Edgar E. Iglesias <address@hidden>
wrote:
> From: "Edgar E. Iglesias" <address@hidden>
> Add a R_TBLX_MISS MASK and SHIFT macros.
> Signed-off-by: Edgar E. Iglesias <address@hidden>
Reviewed-by: Alistair Francis <address@hidden>
Alistair
> ---
> target/microblaze/mmu.c | 5 +++--
> target/microblaze/mmu.h | 4 ++++
> 2 files changed, 7 insertions(+), 2 deletions(-)
> diff --git a/target/microblaze/mmu.c b/target/microblaze/mmu.c
> index 0019ebd18f..f4a4c339c9 100644
> --- a/target/microblaze/mmu.c
> +++ b/target/microblaze/mmu.c
> @@ -292,8 +292,9 @@ void mmu_write(CPUMBState *env, uint32_t rn, uint32_t
v)
> v & TLB_EPN_MASK, 0, cpu_mmu_index(env,
false));
> if (hit) {
> env->mmu.regs[MMU_R_TLBX] = lu.idx;
> - } else
> - env->mmu.regs[MMU_R_TLBX] |= 0x80000000;
> + } else {
> + env->mmu.regs[MMU_R_TLBX] |= R_TBLX_MISS_MASK;
> + }
> break;
> }
> default:
> diff --git a/target/microblaze/mmu.h b/target/microblaze/mmu.h
> index 3b7a9983d5..113539c6e9 100644
> --- a/target/microblaze/mmu.h
> +++ b/target/microblaze/mmu.h
> @@ -54,6 +54,10 @@
> #define TLB_M 0x00000002 /* Memory is coherent */
> #define TLB_G 0x00000001 /* Memory is guarded from
prefetch */
> +/* TLBX */
> +#define R_TBLX_MISS_SHIFT 31
> +#define R_TBLX_MISS_MASK (1U << R_TBLX_MISS_SHIFT)
> +
> #define TLB_ENTRIES 64
> struct microblaze_mmu
> --
> 2.14.1
- [Qemu-devel] [PATCH v1 21/29] target-microblaze: Setup for 64bit addressing, (continued)
- [Qemu-devel] [PATCH v1 21/29] target-microblaze: Setup for 64bit addressing, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 19/29] target-microblaze: dec_msr: Fix MTS to FSR, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 23/29] target-microblaze: Implement MFSE EAR, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 20/29] target-microblaze: Make special registers 64-bit, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 24/29] target-microblaze: mmu: Add R_TBLX_MISS macros, Edgar E. Iglesias, 2018/05/03
- Re: [Qemu-devel] [PATCH v1 24/29] target-microblaze: mmu: Add R_TBLX_MISS macros,
Alistair Francis <=
- [Qemu-devel] [PATCH v1 27/29] target-microblaze: mmu: Add a configurable output address mask, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 25/29] target-microblaze: mmu: Remove unused register state, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 28/29] target-microblaze: Add support for extended access to TLBLO, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 26/29] target-microblaze: mmu: Prepare for 64-bit addresses, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 29/29] target-microblaze: Allow address sizes between 32 and 64 bits, Edgar E. Iglesias, 2018/05/03