qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PULL v4 0/7] riscv-pull queue


From: Alistair Francis
Subject: Re: [Qemu-devel] [PULL v4 0/7] riscv-pull queue
Date: Tue, 10 Jul 2018 17:09:12 -0700

On Tue, Jul 10, 2018 at 12:25 AM, Andreas Schwab <address@hidden> wrote:
> On Jul 09 2018, Alistair Francis <address@hidden> wrote:
>
>> On Mon, Jul 9, 2018 at 3:00 AM, Andreas Schwab <address@hidden> wrote:
>>> What is the state of the sifive_u emulation?  When I tried to boot a bbl
>>> with an included kernel I get these errors:
>>>
>>> qemu-system-riscv64: plic: invalid register write: 00002090
>>> qemu-system-riscv64: plic: invalid register write: 00002094
>>> qemu-system-riscv64: plic: invalid register write: 00002098
>>> qemu-system-riscv64: plic: invalid register write: 0000209c
>>> qemu-system-riscv64: plic: invalid register write: 000020a0
>>> qemu-system-riscv64: plic: invalid register write: 000020a4
>>> qemu-system-riscv64: plic: invalid register write: 000020a8
>>> qemu-system-riscv64: plic: invalid register write: 000020ac
>>> qemu-system-riscv64: plic: invalid register write: 000020b0
>>> qemu-system-riscv64: plic: invalid register write: 000020b4
>>
>> I see those as well. I haven't investigated but I assume we are just
>> not completely modelling the PLIC. In saying that it should still
>> boot. Do you not see the kernel booting?
>
> I don't see those errors when using the qemu from github:riscv/riscv-qemu.

There are extra patches in that fork. One of them must fix the
messages for the PLIC.

I think a fair few of them have been reviewed on list, they just need
a PR to be merged.

Alistair

>
> Andreas.
>
> --
> Andreas Schwab, SUSE Labs, address@hidden
> GPG Key fingerprint = 0196 BAD8 1CE9 1970 F4BE  1748 E4D4 88E3 0EEA B9D7
> "And now for something completely different."



reply via email to

[Prev in Thread] Current Thread [Next in Thread]