[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v3 2/8] target/ppc: add byte-reverse br[dwh] instructions
From: |
Richard Henderson |
Subject: |
Re: [PATCH v3 2/8] target/ppc: add byte-reverse br[dwh] instructions |
Date: |
Thu, 25 Jun 2020 10:42:52 -0700 |
User-agent: |
Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.8.0 |
On 6/25/20 10:00 AM, Lijun Pan wrote:
> +static void gen_brh(DisasContext *ctx)
> +{
> + TCGv_i64 t0 = tcg_temp_new_i64();
> + TCGv_i64 t1 = tcg_temp_new_i64();
> + TCGv_i64 t2 = tcg_temp_new_i64();
> +
> + tcg_gen_movi_i64(t0, 0x00ff00ff00ff00ffull);
> + tcg_gen_shri_i64(t1, cpu_gpr[rS(ctx->opcode)], 8);
> + tcg_gen_and_i64(t2, t1, t0);
> + tcg_gen_and_i64(t1, cpu_gpr[rS(ctx->opcode)], t0);
> + tcg_gen_shli_i64(t1, t1, 8);
> + tcg_gen_or_i64(cpu_gpr[rA(ctx->opcode)], t1, t2);
> +
> + tcg_temp_free_i64(t0);
> + tcg_temp_free_i64(t1);
> + tcg_temp_free_i64(t2);
> +}
> +
> static opcode_t opcodes[] = {
> +#if defined(TARGET_PPC64)
> +GEN_HANDLER_E(brd, 0x1F, 0x1B, 0x05, 0x0000F801, PPC_NONE, PPC2_ISA310),
> +GEN_HANDLER_E(brw, 0x1F, 0x1B, 0x04, 0x0000F801, PPC_NONE, PPC2_ISA310),
> +GEN_HANDLER_E(brh, 0x1F, 0x1B, 0x06, 0x0000F801, PPC_NONE, PPC2_ISA310),
> +#endif
No. You haven't even tested this -- it doesn't compile.
> CC ppc-softmmu/target/ppc/translate.o
> /home/rth/qemu/qemu/target/ppc/translate.c: In function ‘gen_brd’:
> /home/rth/qemu/qemu/target/ppc/translate.c:6980:32: error: passing argument 1
> of ‘tcg_gen_bswap64_i64’ from incompatible pointer type
> [-Werror=incompatible-pointer-types]
> 6980 | tcg_gen_bswap64_i64(cpu_gpr[rA(ctx->opcode)],
> cpu_gpr[rS(ctx->opcode)]);
> | ~~~~~~~^~~~~~~~~~~~~~~~~
> | |
> | TCGv_i32 {aka struct TCGv_i32_d *}
> In file included from /home/rth/qemu/qemu/target/ppc/translate.c:26:
> /home/rth/qemu/qemu/include/tcg/tcg-op.h:533:35: note: expected ‘TCGv_i64’
> {aka ‘struct TCGv_i64_d *’} but argument is of type ‘TCGv_i32’ {aka ‘struct
> TCGv_i32_d *’}
> 533 | void tcg_gen_bswap64_i64(TCGv_i64 ret, TCGv_i64 arg);
> | ~~~~~~~~~^~~
> /home/rth/qemu/qemu/target/ppc/translate.c:6980:58: error: passing argument 2
> of ‘tcg_gen_bswap64_i64’ from incompatible pointer type
> [-Werror=incompatible-pointer-types]
> 6980 | tcg_gen_bswap64_i64(cpu_gpr[rA(ctx->opcode)],
> cpu_gpr[rS(ctx->opcode)]);
> |
> ~~~~~~~^~~~~~~~~~~~~~~~~
> | |
> | TCGv_i32
> {aka struct TCGv_i32_d *}
and so forth.
I warned you before about this. Why are you still building only a restricted
set of targets?
r~
- [PATCH v3 0/8] Add several Power ISA 3.1 32/64-bit vector instructions, Lijun Pan, 2020/06/25
- [PATCH v3 5/8] target/ppc: add vmulh{su}w instructions, Lijun Pan, 2020/06/25
- [PATCH v3 6/8] fix the prototype of muls64/mulu64, Lijun Pan, 2020/06/25
- [PATCH v3 2/8] target/ppc: add byte-reverse br[dwh] instructions, Lijun Pan, 2020/06/25
- Re: [PATCH v3 2/8] target/ppc: add byte-reverse br[dwh] instructions,
Richard Henderson <=
- [PATCH v3 4/8] target/ppc: add vmulld instruction, Lijun Pan, 2020/06/25
[PATCH v3 3/8] target/ppc: convert vmuluwm to tcg_gen_gvec_mul, Lijun Pan, 2020/06/25
[PATCH v3 8/8] target/ppc: add vdiv{su}{wd} vmod{su}{wd} instructions, Lijun Pan, 2020/06/25