[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-riscv] [PATCH v3 30/35] target/riscv: Remove decode_RV32_64G()
From: |
Bastian Koppelmann |
Subject: |
[Qemu-riscv] [PATCH v3 30/35] target/riscv: Remove decode_RV32_64G() |
Date: |
Wed, 31 Oct 2018 14:20:24 +0100 |
decodetree handles all instructions now so the fallback is not necessary
anymore.
Reviewed-by: Richard Henderson <address@hidden>
Signed-off-by: Bastian Koppelmann <address@hidden>
Signed-off-by: Peer Adelt <address@hidden>
---
target/riscv/translate.c | 21 +--------------------
1 file changed, 1 insertion(+), 20 deletions(-)
diff --git a/target/riscv/translate.c b/target/riscv/translate.c
index 0ff3da641e..38e0ff32bb 100644
--- a/target/riscv/translate.c
+++ b/target/riscv/translate.c
@@ -590,24 +590,6 @@ bool decode_insn16(DisasContext *ctx, uint16_t insn);
#include "decode_insn16.inc.c"
#include "insn_trans/trans_rvc.inc.c"
-static void decode_RV32_64G(CPURISCVState *env, DisasContext *ctx)
-{
- uint32_t op;
-
- /* We do not do misaligned address check here: the address should never be
- * misaligned at this point. Instructions that set PC must do the check,
- * since epc must be the address of the instruction that caused us to
- * perform the misaligned instruction fetch */
-
- op = MASK_OP_MAJOR(ctx->opcode);
-
- switch (op) {
- default:
- gen_exception_illegal(ctx);
- break;
- }
-}
-
static void decode_opc(DisasContext *ctx)
{
/* check for compressed insn */
@@ -624,8 +606,7 @@ static void decode_opc(DisasContext *ctx)
} else {
ctx->pc_succ_insn = ctx->base.pc_next + 4;
if (!decode_insn32(ctx, ctx->opcode)) {
- /* fallback to old decoder */
- decode_RV32_64G(ctx->env, ctx);
+ gen_exception_illegal(ctx);
}
}
}
--
2.19.1
- [Qemu-riscv] [PATCH v3 00/35] target/riscv: Convert to decodetree, Bastian Koppelmann, 2018/10/31
- [Qemu-riscv] [PATCH v3 03/35] target/riscv: Convert RVXI branch insns to decodetree, Bastian Koppelmann, 2018/10/31
- [Qemu-riscv] [PATCH v3 10/35] target/riscv: Convert RV32A insns to decodetree, Bastian Koppelmann, 2018/10/31
- [Qemu-riscv] [PATCH v3 13/35] target/riscv: Convert RV64F insns to decodetree, Bastian Koppelmann, 2018/10/31
- [Qemu-riscv] [PATCH v3 29/35] target/riscv: Remove gen_system(), Bastian Koppelmann, 2018/10/31
- [Qemu-riscv] [PATCH v3 27/35] target/riscv: Remove manual decoding of RV32/64M insn, Bastian Koppelmann, 2018/10/31
- [Qemu-riscv] [PATCH v3 30/35] target/riscv: Remove decode_RV32_64G(),
Bastian Koppelmann <=
- [Qemu-riscv] [PATCH v3 14/35] target/riscv: Convert RV32D insns to decodetree, Bastian Koppelmann, 2018/10/31
- [Qemu-riscv] [PATCH v3 09/35] target/riscv: Convert RVXM insns to decodetree, Bastian Koppelmann, 2018/10/31
- [Qemu-riscv] [PATCH v3 04/35] target/riscv: Convert RV32I load/store insns to decodetree, Bastian Koppelmann, 2018/10/31
- [Qemu-riscv] [PATCH v3 06/35] target/riscv: Convert RVXI arithmetic insns to decodetree, Bastian Koppelmann, 2018/10/31
- [Qemu-riscv] [PATCH v3 12/35] target/riscv: Convert RV32F insns to decodetree, Bastian Koppelmann, 2018/10/31
- [Qemu-riscv] [PATCH v3 08/35] target/riscv: Convert RVXI csr insns to decodetree, Bastian Koppelmann, 2018/10/31