[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-riscv] [PULL] RISC-V Patches for the 4.0 Soft Freeze, Part 1
|
From: |
Peter Maydell |
|
Subject: |
Re: [Qemu-riscv] [PULL] RISC-V Patches for the 4.0 Soft Freeze, Part 1 |
|
Date: |
Thu, 14 Feb 2019 14:34:15 +0000 |
On Wed, 13 Feb 2019 at 15:45, Palmer Dabbelt <address@hidden> wrote:
>
> merged tag 'pull-tcg-20190211'
> Primary key fingerprint: 7A48 1E78 868B 4DB6 A85A 05C0 64DF 38E8 AF7E 215F
> The following changes since commit 22c5f446514a2a4bb0dbe1fea26713da92fc85fa:
>
> Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20190211' into
> staging (2019-02-11 17:04:57 +0000)
>
> are available in the Git repository at:
>
> git://github.com/palmer-dabbelt/qemu.git tags/riscv-for-master-4.0-sf1
>
> for you to fetch changes up to 40e46e516d90c2dfe8e8de3741c1c65f1b526502:
>
> riscv: Ensure the kernel start address is correctly cast (2019-02-11
> 15:56:22 -0800)
>
Applied, thanks.
Please update the changelog at https://wiki.qemu.org/ChangeLog/4.0
for any user-visible changes.
-- PMM
- [Qemu-riscv] [PULL 01/11] RISC-V: Split out mstatus_fs from tb_flags, (continued)
- [Qemu-riscv] [PULL 01/11] RISC-V: Split out mstatus_fs from tb_flags, Palmer Dabbelt, 2019/02/13
- [Qemu-riscv] [PULL 04/11] RISC-V: Use riscv prefix consistently on cpu helpers, Palmer Dabbelt, 2019/02/13
- [Qemu-riscv] [PULL 05/11] RISC-V: Add priv_ver to DisasContext, Palmer Dabbelt, 2019/02/13
- [Qemu-riscv] [PULL 11/11] riscv: Ensure the kernel start address is correctly cast, Palmer Dabbelt, 2019/02/13
- [Qemu-riscv] [PULL 09/11] MAINTAINERS: Remove Michael Clark as a RISC-V Maintainer, Palmer Dabbelt, 2019/02/13
- [Qemu-riscv] [PULL 08/11] RISC-V: Add misa runtime write support, Palmer Dabbelt, 2019/02/13
- [Qemu-riscv] [PULL 10/11] target/riscv: fix counter-enable checks in ctr(), Palmer Dabbelt, 2019/02/13
- [Qemu-riscv] [PULL 03/11] RISC-V: Implement mstatus.TSR/TW/TVM, Palmer Dabbelt, 2019/02/13
- [Qemu-riscv] [PULL 06/11] RISC-V: Add misa to DisasContext, Palmer Dabbelt, 2019/02/13
- [Qemu-riscv] [PULL 07/11] RISC-V: Add misa.MAFD checks to translate, Palmer Dabbelt, 2019/02/13
- Re: [Qemu-riscv] [PULL] RISC-V Patches for the 4.0 Soft Freeze, Part 1,
Peter Maydell <=