[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Bug binutils/19921] enable specification of data width when writing ver
From: |
olof.kindgren at gmail dot com |
Subject: |
[Bug binutils/19921] enable specification of data width when writing verilog hex format |
Date: |
Sat, 09 Apr 2016 19:16:56 +0000 |
https://sourceware.org/bugzilla/show_bug.cgi?id=19921
Olof Kindgren <olof.kindgren at gmail dot com> changed:
What |Removed |Added
----------------------------------------------------------------------------
CC| |olof.kindgren at gmail dot com
--- Comment #4 from Olof Kindgren <olof.kindgren at gmail dot com> ---
This works fine, but the byte ordering caused by "for (i = VerilogDataWidth-1;
i >= 0; i--)" is a bit unexpected, at least on OpenRISC. I'm not sure yet if we
need to change the ordering only on BE targets, or if should be reversed on
both LE and BE targets
--
You are receiving this mail because:
You are on the CC list for the bug.
- [Bug binutils/19921] New: enable specification of data width when writing verilog hex format, jamey.hicks at gmail dot com, 2016/04/07
- [Bug binutils/19921] enable specification of data width when writing verilog hex format, nickc at redhat dot com, 2016/04/08
- [Bug binutils/19921] enable specification of data width when writing verilog hex format, jamey.hicks at gmail dot com, 2016/04/08
- [Bug binutils/19921] enable specification of data width when writing verilog hex format, jamey.hicks at gmail dot com, 2016/04/08
- [Bug binutils/19921] enable specification of data width when writing verilog hex format,
olof.kindgren at gmail dot com <=
- [Bug binutils/19921] enable specification of data width when writing verilog hex format, nickc at redhat dot com, 2016/04/11
- [Bug binutils/19921] enable specification of data width when writing verilog hex format, jamey.hicks at gmail dot com, 2016/04/11
- [Bug binutils/19921] enable specification of data width when writing verilog hex format, nickc at redhat dot com, 2016/04/11
- [Bug binutils/19921] enable specification of data width when writing verilog hex format, olof.kindgren at gmail dot com, 2016/04/11