[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Bug binutils/24739] RISC-V Disassembler should default to little endian
From: |
wilson at gcc dot gnu.org |
Subject: |
[Bug binutils/24739] RISC-V Disassembler should default to little endian |
Date: |
Wed, 26 Jun 2019 20:30:54 +0000 |
https://sourceware.org/bugzilla/show_bug.cgi?id=24739
Jim Wilson <wilson at gcc dot gnu.org> changed:
What |Removed |Added
----------------------------------------------------------------------------
CC| |wilson at gcc dot gnu.org
--- Comment #2 from Jim Wilson <wilson at gcc dot gnu.org> ---
Big-endian support was recently added to the draft ISA spec, but it specifies
that code is always little-endian even when the processor is in big-endian
mode, like a few other systems. So yes, we should always disassemble code as
little-endian.
--
You are receiving this mail because:
You are on the CC list for the bug.