[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Bug binutils/25202] objcopy --verilog-data-width doesn't respect target
From: |
henrik at brixandersen dot dk |
Subject: |
[Bug binutils/25202] objcopy --verilog-data-width doesn't respect target's endianness |
Date: |
Mon, 03 Aug 2020 19:52:38 +0000 |
https://sourceware.org/bugzilla/show_bug.cgi?id=25202
Henrik Brix Andersen <henrik at brixandersen dot dk> changed:
What |Removed |Added
----------------------------------------------------------------------------
CC| |henrik at brixandersen dot dk
--- Comment #1 from Henrik Brix Andersen <henrik at brixandersen dot dk> ---
I can confirm this bug. I too was trying out the --verilog-data-width option,
here on arm-zephyr-eabi. This is a little endian target, but the Verilog memory
hex dump produced is in big-endian format.
--
You are receiving this mail because:
You are on the CC list for the bug.
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Bug binutils/25202] objcopy --verilog-data-width doesn't respect target's endianness,
henrik at brixandersen dot dk <=