[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Discuss-gnuradio] Using USRP w/o Daughterboard's

From: address@hidden
Subject: Re: [Discuss-gnuradio] Using USRP w/o Daughterboard's
Date: Fri, 11 Nov 2005 12:02:18 -0500

No I have not yet made that change.  I have been trying to figure out how
to use it.  I don't understand the brief description

   * \brief Enable/disable automatic DC offset removal control loop in FPGA
   * \param bits  which control loops to enable
   * \param mask  which \p bits to pay attention to
   * If the corresponding bit is set, enable the automatic DC
   * offset correction control loop.
   * <pre>
   * The 4 low bits are significant:
   *   ADC0 = (1 << 0)
   *   ADC1 = (1 << 1)
   *   ADC2 = (1 << 2)
   *   ADC3 = (1 << 3)
   * </pre>
   * By default the control loop is enabled on all ADC's.

I don't know what to use for bit or mask values.  Is this like the mux
Please explain how you determine the bit and mask values to use?


Original Message:
From: Eric Blossom address@hidden
Date: Fri, 11 Nov 2005 01:47:29 -0800
To: address@hidden, address@hidden
Subject: Re: [Discuss-gnuradio] Using USRP w/o Daughterboard's

On Thu, Nov 10, 2005 at 05:18:26PM -0700, Robitaille, Michael wrote:
> Thanks Eric, I got my direct interface to the USRP working and the
> usrp_oscope.py and ursp_fft.py examples work.  I am very glad that the
> software defaults to a Basix Rx DB configuration when it finds no DB.
> One item that I am trying to chase down is that when I input a square wave
> at low frequencies (1 kHz to 10 kHz) I see a droop in the amplitude.  The
> signal at the AD9862 input pins looks good.  Can the droop be cause by the
> decimation filter? 

Did you turn off the DC removal control loop in the FPGA?


mail2web - Check your email from the web at
http://mail2web.com/ .

reply via email to

[Prev in Thread] Current Thread [Next in Thread]