[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Discuss-gnuradio] USRP2 FPGA Compiling

From: Matt Ettus
Subject: Re: [Discuss-gnuradio] USRP2 FPGA Compiling
Date: Thu, 02 Sep 2010 15:08:00 -0700
User-agent: Mozilla/5.0 (X11; U; Linux x86_64; en-US; rv: Gecko/20100720 Fedora/3.0.6-1.fc12 Thunderbird/3.0.6

Works fine for everyone else, but we are using ISE 12.1. It shouldn't be different, though. The most likely problem is programming the SD card incorrectly.


On 09/02/2010 11:59 AM, SteveChrepta wrote:

I downloaded the ise12 branch of the fpga code.  Compiled it using the
makefile, and ISE12.2 gui tool.  Both did not work in the usrp2, giving the
same results...what a shame.

SteveChrepta wrote:

I am preparing to make small changes to the fpga code.  First I wanted to
compile the latest fpga code and verify its operation.  I downloaded (git)
the latest fpga code.  I have ISE 12.2 running on a WINXP_Pro SP2 PC.  I
modified the makefiles to work with the latest cygwin.  Actually I invoke
"make proj" to create the ISE project, and then use the ISE tool in
Windows to perform the compile.  I set the "Design Goal" to "Timng
Performance" and the fpga build completes successfully with no errors and
all timing constraints met!  I generate the programming file, u2_rev3.bin,
and put it on the SD card.  The problem is that the LEDs on the USRP2 do
not behave correctly.  After power-on, the F-LED lights, and that's all.
This says that the fpga is configured, but the follow-on all-LED blink and
D-LED did not happen.
The ISE 12.2 that I am using is a full version that I downloaded, and I
have a 30-day free trial license.
All indications of the ISE tool seem to be ok for a successful fpga build.
The .bin file size is the same as the original.  As I stated before, there
were no build errors, but many Warnings, related to port size mismatch,
registers with IOB=TRUE, that are not associated with IOBs, unused module
inputs, RAM_D<n>  inputs never assigned.  Actually, in the USRP2 schematic,
PIN V15 is "reset_fpga" and in the u2_rev3.ucf file, PIN V15 is "PHY_CLK".
So there is a discrepency.  I will check the other pins.  Any help is
appreciated. Also if anyone can email to me their successful build warning
report(s), this can help.  I'm sorry for the long posting.  Thank you,

reply via email to

[Prev in Thread] Current Thread [Next in Thread]