[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Ltib] RE: P1 interrupt issue

From: Kevin Wells
Subject: [Ltib] RE: P1 interrupt issue
Date: Tue, 12 Oct 2010 18:17:37 +0200

Hi Amit,


Please post or send over the code snippet for setting up and handling the IRQs. Also,

which version of the kernel are you using?




From: Amit Hergass [mailto:address@hidden
Sent: Monday, October 11, 2010 8:08 PM
To: address@hidden; Kevin Wells
Cc: Peter von Konigsmark
Subject: P1 interrupt issue


Hi Kevin,


I am working on handling six interrupts sourced by Port-1 pins 18-23.

The interrupts are configured as Falling Edge.

The interrupts are generated by a 50% duty cycle square wave signals on those pins.

These signals starts one after the other and have the same frequency (they never occur at the same time).

I can control the generation of these signals.


The interrupt is successfully triggered if I generate the wave on a single channel (P1.23) , but when I add a wave on another pin (P1.22),  no interrupt triggered at all.

I have configured the correct activity type using “set_irq_type” API, and verified it in the registers.



Blow are some of the registers configuration read from the MCU:

Reg Address |  Value

40008000   -> 3015a203

40010000   -> 02000100

40008004   -> 00080000

40010004   -> 607b66c4

4000800c   -> 3ff0efe0

4001000c   -> 821810c0

40008010   -> 00000000

40010010   -> 02000100

40008014   -> c0000000

40010014   -> 00000000

40028138   -> 00ff8000



Amit Hergass

Senior Software Engineer

Genesys Electronics Design


Unit 5, 33 Ryde Rd, Pymble


Office: +61 2 9496 8925

Mobile: +61 413 667 809

Fax: +61 2 9496 8999







reply via email to

[Prev in Thread] Current Thread [Next in Thread]