[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-arm] [PATCH v3 0/4] target-arm: add SHA-3, SM3 and SHA512 instruct

From: Ard Biesheuvel
Subject: [Qemu-arm] [PATCH v3 0/4] target-arm: add SHA-3, SM3 and SHA512 instruction support
Date: Mon, 15 Jan 2018 19:43:17 +0000

This v3 is a follow-up to the single patch 'target/arm: implement SHA-512
instructions' sent out on the 9th of January.

Changes since v2:
- fix thinko in big-endian aware handling of 64-bit quantities: this is not
  needed given that the NEON registers are represented as arrays of uint64_t
  so they always appear in the correct order.
- add support for SM3 instructions (Chinese SHA derivative)

Changes since v1:
- update SHA512 patch to adhere more closely to the existing style, and to
  the way the instruction encodings are classified in the ARM ARM (#1)
- add patch implementing the new SHA3 instructions EOR3/RAX1/XAR/BCAX (#2)
- enable support for these instructions in user mode emulation (#3)

Ard Biesheuvel (4):
  target/arm: implement SHA-512 instructions
  target/arm: implement SHA-3 instructions
  target/arm: implement SM3 instructions
  target/arm: enable user-mode SHA-3, SM3 and SHA-512 instruction

 linux-user/elfload.c       |  18 ++
 target/arm/cpu.h           |   3 +
 target/arm/cpu64.c         |   3 +
 target/arm/crypto_helper.c | 311 +++++++++++++++++++-
 target/arm/helper.h        |  15 +
 target/arm/translate-a64.c | 255 ++++++++++++++++
 6 files changed, 604 insertions(+), 1 deletion(-)


reply via email to

[Prev in Thread] Current Thread [Next in Thread]