[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-arm] [PATCH] Correct CPACR reset value for v7 cores
|
From: |
Peter Maydell |
|
Subject: |
Re: [Qemu-arm] [PATCH] Correct CPACR reset value for v7 cores |
|
Date: |
Wed, 23 May 2018 12:50:35 +0100 |
On 23 May 2018 at 10:13, Cédric Le Goater <address@hidden> wrote:
> On 05/22/2018 09:26 PM, Peter Maydell wrote:
>> (You're not using trustzone, are you? I know of a bug with
>> migration of cpus with TZ enabled which I'm probably going to
>> look at later this week)
>
> The PSR is :
>
> PSR=20000093 --C- A S svc32
>
> 'S' for secure. Is that also trustzone ?
Yes. In that case this very likely is the same bug (we don't
migrate the secure-bank registers properly, so if Linux
is executing in secure state it doesn't resume right).
thanks
-- PMM