[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-arm] [PATCH 3/7] arm: Add chip variant property to nRF51 SoC
From: |
Steffen Görtz |
Subject: |
[Qemu-arm] [PATCH 3/7] arm: Add chip variant property to nRF51 SoC |
Date: |
Sat, 11 Aug 2018 11:08:32 +0200 |
Nordic Semiconductor nRF51 SOCs are available
in different "variants" which differ in available memory.
This patchs adds a "variant" attribute to the SOC
so that the user can choose between different variants and
thus memory sizes.
See product specification
http://infocenter.nordicsemi.com/pdf/nRF51822_PS_v3.1.pdf
section 10.6
Signed-off-by: Steffen Görtz <address@hidden>
---
hw/arm/microbit.c | 4 ++--
hw/arm/nrf51_soc.c | 40 +++++++++++++++++++++++++++-----------
include/hw/arm/nrf51_soc.h | 15 +++++++++++---
3 files changed, 43 insertions(+), 16 deletions(-)
diff --git a/hw/arm/microbit.c b/hw/arm/microbit.c
index 8f3c446f52..d6776dea0a 100644
--- a/hw/arm/microbit.c
+++ b/hw/arm/microbit.c
@@ -27,11 +27,11 @@ static void microbit_init(MachineState *machine)
object_property_add_child(OBJECT(machine), "nrf51", soc, &error_fatal);
object_property_set_link(soc, OBJECT(system_memory),
"memory", &error_abort);
+ qdev_prop_set_uint32(DEVICE(soc), "variant", NRF51_VARIANT_AA);
object_property_set_bool(soc, true, "realized", &error_abort);
- armv7m_load_kernel(ARM_CPU(first_cpu), machine->kernel_filename,
- NRF51_SOC(soc)->flash_size);
+ armv7m_load_kernel(ARM_CPU(first_cpu), machine->kernel_filename, 0x00);
}
diff --git a/hw/arm/nrf51_soc.c b/hw/arm/nrf51_soc.c
index 441d05e1ef..85bce2c1e0 100644
--- a/hw/arm/nrf51_soc.c
+++ b/hw/arm/nrf51_soc.c
@@ -32,15 +32,21 @@
#define FLASH_BASE 0x00000000
#define SRAM_BASE 0x20000000
-/* The size and base is for the NRF51822 part. If other parts
- * are supported in the future, add a sub-class of NRF51SoC for
- * the specific variants */
-#define NRF51822_FLASH_SIZE (256 * 1024)
-#define NRF51822_SRAM_SIZE (16 * 1024)
+#define PAGE_SIZE 1024
/* IRQ lines can be derived from peripheral base addresses */
#define BASE_TO_IRQ(base) (((base) >> 12) & 0x1F)
+/* RAM and CODE size in number of pages for different NRF51Variants variants */
+struct {
+ hwaddr ram_size;
+ hwaddr flash_size;
+} NRF51VariantAttributes[] = {
+ [NRF51_VARIANT_AA] = {.ram_size = 16, .flash_size = 256 },
+ [NRF51_VARIANT_AB] = {.ram_size = 16, .flash_size = 128 },
+ [NRF51_VARIANT_AC] = {.ram_size = 32, .flash_size = 256 },
+};
+
static void nrf51_soc_realize(DeviceState *dev_soc, Error **errp)
{
NRF51State *s = NRF51_SOC(dev_soc);
@@ -51,13 +57,21 @@ static void nrf51_soc_realize(DeviceState *dev_soc, Error
**errp)
return;
}
+ if (!(s->part_variant > NRF51_VARIANT_INVALID
+ && s->part_variant < NRF51_VARIANT_MAX)) {
+ error_setg(errp, "VARIANT not set or invalid");
+ return;
+ }
+
object_property_set_link(OBJECT(&s->cpu), OBJECT(&s->container), "memory",
&err);
object_property_set_bool(OBJECT(&s->cpu), true, "realized", &err);
memory_region_add_subregion_overlap(&s->container, 0, s->board_memory, -1);
- memory_region_init_ram(&s->flash, OBJECT(s), "nrf51.flash", s->flash_size,
+ /* FLASH */
+ memory_region_init_ram(&s->flash, NULL, "nrf51_soc.flash",
+ NRF51VariantAttributes[s->part_variant].flash_size * PAGE_SIZE,
&err);
if (err) {
error_propagate(errp, err);
@@ -66,7 +80,9 @@ static void nrf51_soc_realize(DeviceState *dev_soc, Error
**errp)
memory_region_set_readonly(&s->flash, true);
memory_region_add_subregion(&s->container, FLASH_BASE, &s->flash);
- memory_region_init_ram(&s->sram, NULL, "nrf51.sram", s->sram_size, &err);
+ /* SRAM */
+ memory_region_init_ram(&s->sram, NULL, "nrf51_soc.sram",
+ NRF51VariantAttributes[s->part_variant].ram_size * PAGE_SIZE,
&err);
if (err) {
error_propagate(errp, err);
return;
@@ -85,17 +101,19 @@ static void nrf51_soc_init(Object *obj)
memory_region_init(&s->container, obj, "nrf51-container", UINT64_MAX);
object_initialize(&s->cpu, sizeof(s->cpu), TYPE_ARMV7M);
- object_property_add_child(OBJECT(s), "armv6m", OBJECT(&s->cpu),
&error_abort);
+ object_property_add_child(OBJECT(s), "armv6m", OBJECT(&s->cpu),
+ &error_abort);
qdev_set_parent_bus(DEVICE(&s->cpu), sysbus_get_default());
- qdev_prop_set_string(DEVICE(&s->cpu), "cpu-type",
ARM_CPU_TYPE_NAME("cortex-m0"));
+ qdev_prop_set_string(DEVICE(&s->cpu), "cpu-type",
+ ARM_CPU_TYPE_NAME("cortex-m0"));
qdev_prop_set_uint32(DEVICE(&s->cpu), "num-irq", 32);
}
static Property nrf51_soc_properties[] = {
DEFINE_PROP_LINK("memory", NRF51State, board_memory, TYPE_MEMORY_REGION,
MemoryRegion *),
- DEFINE_PROP_UINT32("sram-size", NRF51State, sram_size, NRF51822_SRAM_SIZE),
- DEFINE_PROP_UINT32("flash-size", NRF51State, flash_size,
NRF51822_FLASH_SIZE),
+ DEFINE_PROP_INT32("variant", NRF51State, part_variant,
+ NRF51_VARIANT_INVALID),
DEFINE_PROP_END_OF_LIST(),
};
diff --git a/include/hw/arm/nrf51_soc.h b/include/hw/arm/nrf51_soc.h
index e380ec26b8..24212f9174 100644
--- a/include/hw/arm/nrf51_soc.h
+++ b/include/hw/arm/nrf51_soc.h
@@ -29,14 +29,23 @@ typedef struct NRF51State {
MemoryRegion sram;
MemoryRegion flash;
- uint32_t sram_size;
- uint32_t flash_size;
-
MemoryRegion *board_memory;
MemoryRegion container;
+ /* Properties */
+ int32_t part_variant;
} NRF51State;
+
+/* Variants as described in nRF51 product specification section 10.6 table 73
*/
+typedef enum {
+ NRF51_VARIANT_INVALID = -1,
+ NRF51_VARIANT_AA = 0,
+ NRF51_VARIANT_AB = 1,
+ NRF51_VARIANT_AC = 2,
+ NRF51_VARIANT_MAX = 3
+} NRF51Variants;
+
#endif
--
2.18.0
- [Qemu-arm] [PATCH 0/7] arm: Instantiation of nRF51 SOC and bbc:microbit devices, Steffen Görtz, 2018/08/11
- [Qemu-arm] [PATCH 4/7] arm: Add additional datasheets and copyright lines, Steffen Görtz, 2018/08/11
- [Qemu-arm] [PATCH 5/7] arm: Improve error propagation in nRF51 SOC, Steffen Görtz, 2018/08/11
- [Qemu-arm] [PATCH 1/7] hw/arm/nrf51_soc: nRF51 Calculate peripheral id from base address, Steffen Görtz, 2018/08/11
- [Qemu-arm] [PATCH 7/7] arm: Instantiate Microbit board-level devices, Steffen Görtz, 2018/08/11