[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v2 0/2] hw/arm: ast2600: Wire up eMMC controller
From: |
Andrew Jeffery |
Subject: |
Re: [PATCH v2 0/2] hw/arm: ast2600: Wire up eMMC controller |
Date: |
Fri, 13 Dec 2019 18:07:11 +1030 |
User-agent: |
Cyrus-JMAP/3.1.7-680-g58d4e90-fmstable-20191213v1 |
On Fri, 13 Dec 2019, at 18:03, Cédric Le Goater wrote:
> On 13/12/2019 05:28, Andrew Jeffery wrote:
> > Hello,
> >
> > The AST2600 has an additional SDHCI intended for use as an eMMC boot source.
> > These two patches rework the existing ASPEED SDHCI model to accommodate the
> > single-slot nature of the eMMC controller and wire it into the AST2600 SoC.
> >
> > v2 contains some minor refactorings in response to issues pointed out by
> > Cedric.
>
>
> I think these patches are based on mainline. I fixed them locally on
> my aspeed 5.0 branch and I plan to send them along with other aspeed
> changes in the 5.0 timeframe.
Yeah, they're based on Peter's tree. I'll base future patches on yours.
Andrew