[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH 16/16] target/arm: Enable FEAT_IESB for -cpu max
From: |
Peter Maydell |
Subject: |
Re: [PATCH 16/16] target/arm: Enable FEAT_IESB for -cpu max |
Date: |
Mon, 11 Apr 2022 17:33:04 +0100 |
On Sat, 9 Apr 2022 at 01:23, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> This feature is AArch64 only, and applies to physical SErrors,
> which QEMU does not implement, thus the feature is a nop.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ---
> target/arm/cpu64.c | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/target/arm/cpu64.c b/target/arm/cpu64.c
> index 03c6707111..def0f1fdcb 100644
> --- a/target/arm/cpu64.c
> +++ b/target/arm/cpu64.c
> @@ -838,6 +838,7 @@ static void aarch64_max_initfn(Object *obj)
> t = cpu->isar.id_aa64mmfr2;
> t = FIELD_DP64(t, ID_AA64MMFR2, CNP, 1); /* FEAT_TTCNP */
> t = FIELD_DP64(t, ID_AA64MMFR2, UAO, 1); /* FEAT_UAO */
> + t = FIELD_DP64(t, ID_AA64MMFR2, IESB, 1); /* FEAT_IESB */
> t = FIELD_DP64(t, ID_AA64MMFR2, VARANGE, 1); /* FEAT_LVA */
> t = FIELD_DP64(t, ID_AA64MMFR2, ST, 1); /* FEAT_TTST */
> cpu->isar.id_aa64mmfr2 = t;
> --
> 2.25.1
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
thanks
-- PMM
- Re: [PATCH 14/16] target/arm: Implement ESB instruction, (continued)
- [PATCH 15/16] target/arm: Enable FEAT_RAS for -cpu max, Richard Henderson, 2022/04/08
- [PATCH 10/16] target/arm: Add isar_feature_{aa64,any}_ras, Richard Henderson, 2022/04/08
- [PATCH 13/16] target/arm: Implement virtual SError exceptions, Richard Henderson, 2022/04/08
- [PATCH 16/16] target/arm: Enable FEAT_IESB for -cpu max, Richard Henderson, 2022/04/08
- Re: [PATCH 16/16] target/arm: Enable FEAT_IESB for -cpu max,
Peter Maydell <=