[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel][PATCH] Preliminary Malta platform support
From: |
Stefan Weil |
Subject: |
Re: [Qemu-devel][PATCH] Preliminary Malta platform support |
Date: |
Thu, 22 Feb 2007 20:19:38 +0100 |
User-agent: |
IceDove 1.5.0.9 (X11/20061220) |
Hi,
here is the patch which adds the EEPROM 24C01 / 24C02 emulation
needed for Redboot with MIPS Malta. It's now based on current
CVS HEAD. For those who want to try the Redboot image or
add it to CVS :-), please use the link given below.
Stefan
Stefan Weil schrieb:
> Hi,
>
> with this patch the latest QEMU from CVS will run a REDBOOT firmware.
>
> * The patch includes Aurelien Jarno's latest change for gt64xxx.c.
> * It adds an new EEPROM 24C01 / 24C02 emulation needed for SDRAM SPD
> (still incomplete but sufficient for REDBOOT).
> * It also permits to load firmware images smaller than the maximum
> BIOS size (code copied from mips_r4k.c).
>
> My REDBOOT firmware image for Malta (little endian) can be downloaded
> here:
> http://svn.berlios.de/wsvn/ar7-firmware/qemu/trunk/pc-bios/mips_bios.bin?op=file&rev=0&sc=0
>
> Stefan
>
> Boot log:
>
> $ mipsel-softmmu/qemu-system-mipsel -M malta -L pc-bios /dev/zero
> -nographic 2>/dev/null
> (qemu) +
> FLASH: driver init failed: Driver does not support device
> IDE failed to identify unit 0 - wrote: a0, read: 20
> IDE failed to identify unit 0 - wrote: b0, read: 30
> Sorry, FLASH config exceeds available space in FIS directory
> Ethernet eth0: MAC address 00:00:00:00:00:00
> No IP info for device!
>
> RedBoot(tm) bootstrap and debug environment [ROM]
> Non-certified release, version UNKNOWN - built 11:35:22, Dec 27 2006
>
> Platform: Malta (MIPS32 4Kc)
> Copyright (C) 2000, 2001, 2002, 2003, 2004 Red Hat, Inc.
> Copyright (C) 2003, 2004, 2005, 2006 eCosCentric Limited
>
> RAM: 0x80000400-0x82000000, [0x8000cc80-0x81ef1000] available
> FLASH: 0x00000000 - 0x1, 0 blocks of 0x00000000 bytes each.
> RedBoot>
Index: hw/mips_malta.c
===================================================================
RCS file: /sources/qemu/qemu/hw/mips_malta.c,v
retrieving revision 1.12
diff -u -b -B -u -r1.12 mips_malta.c
--- hw/mips_malta.c 21 Feb 2007 22:43:42 -0000 1.12
+++ hw/mips_malta.c 22 Feb 2007 19:06:34 -0000
@@ -49,6 +49,7 @@
uint32_t leds;
uint32_t brk;
uint32_t gpout;
+ uint32_t i2cin;
uint32_t i2coe;
uint32_t i2cout;
uint32_t i2csel;
@@ -83,6 +84,124 @@
qemu_chr_printf(s->display, "\n\n\n\n|\e[31m%-8.8s\e[00m|",
s->display_text);
}
+/*
+ * EEPROM 24C01 / 24C02 emulation.
+ *
+ * Emulation for serial EEPROMs:
+ * 24C01 - 1024 bit (128 x 8)
+ * 24C02 - 2048 bit (256 x 8)
+ *
+ * Typical device names include Microchip 24C02SC or SGS Thomson ST24C02.
+ */
+
+//~ #define DEBUG
+
+#if defined(DEBUG)
+# define logout(fmt, args...) fprintf(stderr, "MALTA\t%-24s" fmt, __func__,
##args)
+#else
+# define logout(fmt, args...) ((void)0)
+#endif
+
+struct _eeprom24c0x_t {
+ uint8_t tick;
+ uint8_t address;
+ uint8_t command;
+ uint8_t ack;
+ uint8_t scl;
+ uint8_t sda;
+ uint8_t data;
+ //~ uint16_t size;
+ uint8_t contents[256];
+};
+
+typedef struct _eeprom24c0x_t eeprom24c0x_t;
+
+static eeprom24c0x_t eeprom = {
+ contents: {
+ /* 00000000: */ 0x80,0x08,0x04,0x0D,0x0A,0x01,0x40,0x00,
+ /* 00000008: */ 0x01,0x75,0x54,0x00,0x82,0x08,0x00,0x01,
+ /* 00000010: */ 0x8F,0x04,0x02,0x01,0x01,0x00,0x0E,0x00,
+ /* 00000018: */ 0x00,0x00,0x00,0x14,0x0F,0x14,0x2D,0x40,
+ /* 00000020: */ 0x15,0x08,0x15,0x08,0x00,0x00,0x00,0x00,
+ /* 00000028: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ /* 00000030: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ /* 00000038: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x12,0xD0,
+ /* 00000040: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ /* 00000048: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ /* 00000050: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ /* 00000058: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ /* 00000060: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ /* 00000068: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ /* 00000070: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ /* 00000078: */ 0x00,0x00,0x00,0x00,0x00,0x00,0x64,0xF4,
+ },
+};
+
+static uint8_t eeprom24c0x_read()
+{
+ logout("%u: scl = %u, sda = %u, data = 0x%02x\n",
+ eeprom.tick, eeprom.scl, eeprom.sda, eeprom.data);
+ return eeprom.sda;
+}
+
+static void eeprom24c0x_write(int scl, int sda)
+{
+ if (eeprom.scl && scl && (eeprom.sda != sda)) {
+ logout("%u: scl = %u->%u, sda = %u->%u i2c %s\n",
+ eeprom.tick, eeprom.scl, scl, eeprom.sda, sda, sda ? "stop" :
"start");
+ if (!sda) {
+ eeprom.tick = 1;
+ eeprom.command = 0;
+ }
+ } else if (eeprom.tick == 0 && !eeprom.ack) {
+ /* Waiting for start. */
+ logout("%u: scl = %u->%u, sda = %u->%u wait for i2c start\n",
+ eeprom.tick, eeprom.scl, scl, eeprom.sda, sda);
+ } else if (!eeprom.scl && scl) {
+ logout("%u: scl = %u->%u, sda = %u->%u trigger bit\n",
+ eeprom.tick, eeprom.scl, scl, eeprom.sda, sda);
+ if (eeprom.ack) {
+ logout("\ti2c ack bit = 0\n");
+ sda = 0;
+ eeprom.ack = 0;
+ } else if (eeprom.sda == sda) {
+ uint8_t bit = (sda != 0);
+ logout("\ti2c bit = %d\n", bit);
+ if (eeprom.tick < 9) {
+ eeprom.command <<= 1;
+ eeprom.command += bit;
+ eeprom.tick++;
+ if (eeprom.tick == 9) {
+ logout("\tcommand 0x%04x, %s\n", eeprom.command, bit ?
"read" : "write");
+ eeprom.ack = 1;
+ }
+ } else if (eeprom.tick < 17) {
+ if (eeprom.command & 1) {
+ sda = ((eeprom.data & 0x80) != 0);
+ }
+ eeprom.address <<= 1;
+ eeprom.address += bit;
+ eeprom.tick++;
+ eeprom.data <<= 1;
+ if (eeprom.tick == 17) {
+ eeprom.data = eeprom.contents[eeprom.address];
+ logout("\taddress 0x%04x, data 0x%02x\n", eeprom.address,
eeprom.data);
+ eeprom.ack = 1;
+ eeprom.tick = 0;
+ }
+ } else if (eeprom.tick >= 17) {
+ sda = 0;
+ }
+ } else {
+ logout("\tsda changed with raising scl\n");
+ }
+ } else {
+ logout("%u: scl = %u->%u, sda = %u->%u\n", eeprom.tick, eeprom.scl,
scl, eeprom.sda, sda);
+ }
+ eeprom.scl = scl;
+ eeprom.sda = sda;
+}
+
static uint32_t malta_fpga_readl(void *opaque, target_phys_addr_t addr)
{
MaltaFPGAState *s = opaque;
@@ -140,7 +259,7 @@
/* I2CINP Register */
case 0x00b00:
- val = 0x00000003;
+ val = ((s->i2cin & ~1) | eeprom24c0x_read());
break;
/* I2COE Register */
@@ -155,7 +274,7 @@
/* I2CSEL Register */
case 0x00b18:
- val = s->i2cout;
+ val = s->i2csel;
break;
default:
@@ -234,12 +353,13 @@
/* I2COUT Register */
case 0x00b10:
- s->i2cout = val & 0x03;
+ eeprom24c0x_write(val & 0x02, val & 0x01);
+ s->i2cout = val;
break;
/* I2CSEL Register */
case 0x00b18:
- s->i2cout = val & 0x01;
+ s->i2csel = val & 0x01;
break;
default:
@@ -270,6 +390,7 @@
s->leds = 0x00;
s->brk = 0x0a;
s->gpout = 0x00;
+ s->i2cin = 0x3;
s->i2coe = 0x0;
s->i2cout = 0x3;
s->i2csel = 0x1;
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- Re: [Qemu-devel][PATCH] Preliminary Malta platform support,
Stefan Weil <=