[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [6549] SH4: fix TMU init
From: |
Aurelien Jarno |
Subject: |
[Qemu-devel] [6549] SH4: fix TMU init |
Date: |
Sat, 07 Feb 2009 15:18:47 +0000 |
Revision: 6549
http://svn.sv.gnu.org/viewvc/?view=rev&root=qemu&revision=6549
Author: aurel32
Date: 2009-02-07 15:18:47 +0000 (Sat, 07 Feb 2009)
Log Message:
-----------
SH4: fix TMU init
Init the TMU and the ptimer with the correct cpu reset value
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
Modified Paths:
--------------
trunk/hw/sh_timer.c
Modified: trunk/hw/sh_timer.c
===================================================================
--- trunk/hw/sh_timer.c 2009-02-07 15:18:14 UTC (rev 6548)
+++ trunk/hw/sh_timer.c 2009-02-07 15:18:47 UTC (rev 6549)
@@ -25,6 +25,11 @@
#define TIMER_FEAT_CAPT (1 << 0)
#define TIMER_FEAT_EXTCLK (1 << 1)
+#define OFFSET_TCOR 0
+#define OFFSET_TCNT 1
+#define OFFSET_TCR 2
+#define OFFSET_TCPR 3
+
typedef struct {
ptimer_state *timer;
uint32_t tcnt;
@@ -57,13 +62,13 @@
sh_timer_state *s = (sh_timer_state *)opaque;
switch (offset >> 2) {
- case 0:
+ case OFFSET_TCOR:
return s->tcor;
- case 1:
+ case OFFSET_TCNT:
return ptimer_get_count(s->timer);
- case 2:
+ case OFFSET_TCR:
return s->tcr | (s->int_level ? TIMER_TCR_UNF : 0);
- case 3:
+ case OFFSET_TCPR:
if (s->feat & TIMER_FEAT_CAPT)
return s->tcpr;
default:
@@ -80,15 +85,15 @@
int freq;
switch (offset >> 2) {
- case 0:
+ case OFFSET_TCOR:
s->tcor = value;
ptimer_set_limit(s->timer, s->tcor, 0);
break;
- case 1:
+ case OFFSET_TCNT:
s->tcnt = value;
ptimer_set_count(s->timer, s->tcnt);
break;
- case 2:
+ case OFFSET_TCR:
if (s->enabled) {
/* Pause the timer if it is running. This may cause some
inaccuracy dure to rounding, but avoids a whole lot of other
@@ -145,7 +150,7 @@
ptimer_run(s->timer, 0);
}
break;
- case 3:
+ case OFFSET_TCPR:
if (s->feat & TIMER_FEAT_CAPT) {
s->tcpr = value;
break;
@@ -196,12 +201,17 @@
s->tcor = 0xffffffff;
s->tcnt = 0xffffffff;
s->tcpr = 0xdeadbeef;
- s->tcor = 0;
+ s->tcr = 0;
s->enabled = 0;
s->irq = irq;
bh = qemu_bh_new(sh_timer_tick, s);
s->timer = ptimer_init(bh);
+
+ sh_timer_write(s, OFFSET_TCOR >> 2, s->tcor);
+ sh_timer_write(s, OFFSET_TCNT >> 2, s->tcnt);
+ sh_timer_write(s, OFFSET_TCPR >> 2, s->tcpr);
+ sh_timer_write(s, OFFSET_TCR >> 2, s->tcpr);
/* ??? Save/restore. */
return s;
}
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Qemu-devel] [6549] SH4: fix TMU init,
Aurelien Jarno <=
- Prev by Date:
[Qemu-devel] [6548] SH7750/51: add register BCR3, BCR4, PCR, RTCOR, RTCNT, RTCSR, SDMR2, SDMR3 and fix BCR2 support
- Next by Date:
[Qemu-devel] [6550] Fix cpu_arm_handle_mmu_fault warning
- Previous by thread:
[Qemu-devel] [6548] SH7750/51: add register BCR3, BCR4, PCR, RTCOR, RTCNT, RTCSR, SDMR2, SDMR3 and fix BCR2 support
- Next by thread:
[Qemu-devel] [6550] Fix cpu_arm_handle_mmu_fault warning
- Index(es):