[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 2/3] push CPUID level to 4 to allow Intel multicore
From: |
Andre Przywara |
Subject: |
[Qemu-devel] [PATCH 2/3] push CPUID level to 4 to allow Intel multicore decoding |
Date: |
Wed, 19 Aug 2009 15:42:41 +0200 |
Intel CPUs store the number of cores in CPUID leaf 4. So push
the maxleaf value to 4 to allow the guests access to this leaf.
Signed-off-by: Andre Przywara <address@hidden>
---
target-i386/helper.c | 4 ++--
1 files changed, 2 insertions(+), 2 deletions(-)
diff --git a/target-i386/helper.c b/target-i386/helper.c
index dd89885..7de4c07 100644
--- a/target-i386/helper.c
+++ b/target-i386/helper.c
@@ -119,7 +119,7 @@ static x86_def_t x86_defs[] = {
#ifdef TARGET_X86_64
{
.name = "qemu64",
- .level = 2,
+ .level = 4,
.vendor1 = CPUID_VENDOR_AMD_1,
.vendor2 = CPUID_VENDOR_AMD_2,
.vendor3 = CPUID_VENDOR_AMD_3,
@@ -190,7 +190,7 @@ static x86_def_t x86_defs[] = {
#endif
{
.name = "qemu32",
- .level = 2,
+ .level = 4,
.family = 6,
.model = 3,
.stepping = 3,
--
1.6.1.3
[Qemu-devel] [PATCH 1/3] extend -smp parsing to include cores= and threads= options, Andre Przywara, 2009/08/19
[Qemu-devel] [PATCH 3/3] set CPUID bits to present cores and threads topology, Andre Przywara, 2009/08/19