qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH] KVM: emulate lapic tsc deadline timer for hvm


From: Liu, Jinsong
Subject: Re: [Qemu-devel] [PATCH] KVM: emulate lapic tsc deadline timer for hvm
Date: Fri, 9 Sep 2011 01:12:51 +0800

>>> --- a/arch/x86/include/asm/msr-index.h
>>> +++ b/arch/x86/include/asm/msr-index.h
>>> @@ -229,6 +229,8 @@
>>>  #define MSR_IA32_APICBASE_ENABLE   (1<<11)
>>>  #define MSR_IA32_APICBASE_BASE             (0xfffff<<12)
>>> 
>>> +#define MSR_IA32_TSCDEADLINE               0x000006e0
>>> +
>>>  #define MSR_IA32_UCODE_WRITE               0x00000079
>>>  #define MSR_IA32_UCODE_REV         0x0000008b
>> 
>> Need to add to msrs_to_save so live migration works.
> 
> MSR must be explicitly listed in qemu, also.
> 

Marcelo, seems MSR don't need explicitly list in qemu?
KVM side adding MSR_IA32_TSCDEADLINE to msrs_to_save is enough. Qemu will get 
it through KVM_GET_MSR_INDEX_LIST.
Do I miss something?

Thanks,
Jinsong


reply via email to

[Prev in Thread] Current Thread [Next in Thread]