[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PULL 0/5] target-arm queue
From: |
Blue Swirl |
Subject: |
Re: [Qemu-devel] [PULL 0/5] target-arm queue |
Date: |
Sat, 28 Jan 2012 13:12:39 +0000 |
On Wed, Jan 25, 2012 at 15:27, Peter Maydell <address@hidden> wrote:
> Here's the latest target-arm pullreq. It includes Mark's fix for
> config_base_register, which is in turn a dependency of the arm-devs
> pullreq I'm about to send out, and which I'd like to get in before
> Anthony's QOM patchset lands and invalidates it :-)
>
> Please pull.
Thanks, pulled.
> -- PMM
>
>
> The following changes since commit 5b4448d27d7c6ff6e18a1edc8245cb1db783e37c:
>
> Merge remote-tracking branch 'qemu-kvm/uq/master' into staging (2012-01-23
> 11:00:26 -0600)
>
> are available in the git repository at:
>
> git://git.linaro.org/people/pmaydell/qemu-arm.git target-arm.for-upstream
>
> Mark Langsdorf (1):
> arm: store the config_base_register during cpu_reset
>
> Peter Maydell (4):
> target-arm: Fix implementation of TLB invalidate operations
> target-arm/helper.c: Don't assume softfloat int32 is 32 bits only
> Add dummy implementation of generic timer cp15 registers
> Add Cortex-A15 CPU definition
>
> target-arm/cpu.h | 2 +
> target-arm/helper.c | 86
> ++++++++++++++++++++++++++++++++++++++++++---------
> 2 files changed, 73 insertions(+), 15 deletions(-)
- [Qemu-devel] [PULL 0/5] target-arm queue, Peter Maydell, 2012/01/25
- [Qemu-devel] [PATCH 1/5] target-arm: Fix implementation of TLB invalidate operations, Peter Maydell, 2012/01/25
- [Qemu-devel] [PATCH 2/5] target-arm/helper.c: Don't assume softfloat int32 is 32 bits only, Peter Maydell, 2012/01/25
- [Qemu-devel] [PATCH 3/5] arm: store the config_base_register during cpu_reset, Peter Maydell, 2012/01/25
- [Qemu-devel] [PATCH 4/5] Add dummy implementation of generic timer cp15 registers, Peter Maydell, 2012/01/25
- [Qemu-devel] [PATCH 5/5] Add Cortex-A15 CPU definition, Peter Maydell, 2012/01/25
- Re: [Qemu-devel] [PULL 0/5] target-arm queue,
Blue Swirl <=