[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v3 0/4] Ehnahced SSI bus support + M25P80 SPI flash
From: |
Peter A. G. Crosthwaite |
Subject: |
[Qemu-devel] [PATCH v3 0/4] Ehnahced SSI bus support + M25P80 SPI flash + Xilinx SPI controller |
Date: |
Fri, 20 Apr 2012 12:12:18 +1000 |
Patch 1 Enhances SSI bus support to properly support multiple attached devices.
An api is provided for SSI/SPI masters to select a particular device attached
to the bus.
Patch 2 is a device model for the m25p80 style SPI flash chip.
Patch 3 is the Xilinx XPS SPI contoller. Its a sysbus device that instantiates
a ssi bus, and interfaces the two (as per the controllers functionality)
Patch 4 instantiates the XPS SPI controller in the petalogix ML605 reference
platform and connects two m25p80s to it.
CHANGELOG:
changed from v2:
folded former SPI bus functionality into existing SSI infrastructure (suggested
- Paul Brook) (all patches)
made m25p80 use async io (suggested - Stefan Hajnoczi) (2/4)
instantiated two spi flashes instead of one in ml605 ref design (4/4)
changed from v1:
minor sylistic changes (1/4)
converted spi api to modified txrx style (1-3/4)
heavily refactored m25p80 model (2/4)
Peter A. G. Crosthwaite (4):
SSI: Built in multiple device support
m25p80: initial verion
xilinx_spi: initial version
petalogix-ml605: added spi controller with m25p80
Makefile.target | 2 +
default-configs/microblaze-softmmu.mak | 1 +
default-configs/microblazeel-softmmu.mak | 1 +
hw/m25p80.c | 378 +++++++++++++++++++++++++
hw/petalogix_ml605_mmu.c | 21 ++
hw/spitz.c | 8 +-
hw/ssi.c | 97 ++++++-
hw/ssi.h | 25 ++-
hw/stellaris.c | 6 +-
hw/tosa.c | 2 +-
hw/xilinx_spi.c | 453 ++++++++++++++++++++++++++++++
hw/z2.c | 2 +-
12 files changed, 968 insertions(+), 28 deletions(-)
create mode 100644 hw/m25p80.c
create mode 100644 hw/xilinx_spi.c
--
1.7.3.2
[Qemu-devel] [PATCH v3 2/4] m25p80: initial verion, Peter A. G. Crosthwaite, 2012/04/19