[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 01/10] target-i386: SSE4.1: fix pinsrb instruction
From: |
Aurelien Jarno |
Subject: |
[Qemu-devel] [PATCH 01/10] target-i386: SSE4.1: fix pinsrb instruction |
Date: |
Tue, 26 Mar 2013 20:01:33 +0100 |
gen_op_mov_TN_reg() loads the value in cpu_T[0], so this temporary should
be used instead of cpu_tmp0.
Signed-off-by: Aurelien Jarno <address@hidden>
---
target-i386/translate.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/target-i386/translate.c b/target-i386/translate.c
index 7239696..7596a90 100644
--- a/target-i386/translate.c
+++ b/target-i386/translate.c
@@ -4404,9 +4404,9 @@ static void gen_sse(CPUX86State *env, DisasContext *s,
int b,
if (mod == 3)
gen_op_mov_TN_reg(OT_LONG, 0, rm);
else
- tcg_gen_qemu_ld8u(cpu_tmp0, cpu_A0,
+ tcg_gen_qemu_ld8u(cpu_T[0], cpu_A0,
(s->mem_index >> 2) - 1);
- tcg_gen_st8_tl(cpu_tmp0, cpu_env, offsetof(CPUX86State,
+ tcg_gen_st8_tl(cpu_T[0], cpu_env, offsetof(CPUX86State,
xmm_regs[reg].XMM_B(val & 15)));
break;
case 0x21: /* insertps */
--
1.7.10.4
- [Qemu-devel] [PATCH 04/10] target-i386: SSE4.2: fix pcmpXstrm instructions, (continued)
- [Qemu-devel] [PATCH 04/10] target-i386: SSE4.2: fix pcmpXstrm instructions, Aurelien Jarno, 2013/03/26
- [Qemu-devel] [PATCH 02/10] target-i386: SSE4.2: fix pcmpgtq instruction, Aurelien Jarno, 2013/03/26
- [Qemu-devel] [PATCH 09/10] target-i386: enable SSE4.1 and SSE4.2 in TCG mode, Aurelien Jarno, 2013/03/26
- [Qemu-devel] [PATCH 10/10] target-i386: SSE4.2: use clz32/ctz32 instead of reinventing the wheel, Aurelien Jarno, 2013/03/26
- [Qemu-devel] [PATCH 06/10] target-i386: SSE4.2: fix pcmpXstrX instructions in "Equal each" mode, Aurelien Jarno, 2013/03/26
- [Qemu-devel] [PATCH 01/10] target-i386: SSE4.1: fix pinsrb instruction,
Aurelien Jarno <=
- [Qemu-devel] [PATCH 07/10] target-i386: SSE4.2: fix pcmpXstrX instructions in "Equal ordered" mode, Aurelien Jarno, 2013/03/26