[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH 17/30] memory: add address_space_translate

From: Peter Maydell
Subject: Re: [Qemu-devel] [PATCH 17/30] memory: add address_space_translate
Date: Mon, 27 May 2013 11:33:21 +0100

On 27 May 2013 09:19, Paolo Bonzini <address@hidden> wrote:
> Il 27/05/2013 09:23, Jan Kiszka ha scritto:
>> Err, why? Will we emulate IOMMUs for TCG differently?
> Because IOMMUs should never be added to address_space_memory.
> TCG should only encounter an IOMMU during device emulation (DMA), not
> because of reads/writes from the CPU.  So the IOTLBs should never point
> to an IOMMU region.

This seems a slightly dubious assumption to me. For instance
here's a sample system diagram that puts a Cortex-M3 CPU
behind an IOMMU (the MMU-500 dotted line):
Admittedly we're a long way from being able to model that
since we don't support multiple CPUs in one system yet.

Can we have an assertion if you try to add an IOMMU to
the CPU's view of memory, so it's obvious if we ever do
run into this case?

-- PMM

reply via email to

[Prev in Thread] Current Thread [Next in Thread]