qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-devel] [PATCH v2 00/14] TCG ppc speedups


From: Paolo Bonzini
Subject: [Qemu-devel] [PATCH v2 00/14] TCG ppc speedups
Date: Mon, 15 Sep 2014 17:03:27 +0200

Patches 1-3 speed up softmmu emulation by avoiding TLB flushes on changes
to IR/DR.

Patches 4-14 speed up emulation in general by rewriting the handling of
condition registers.

Paolo Bonzini (14):
  ppc: do not look at the MMU index to detect PR/HV mode
  softmmu: support up to 12 MMU modes
  target-ppc: use separate indices for various translation modes
  ppc: introduce ppc_get_cr and ppc_set_cr
  ppc: use CRF_* in fpu_helper.c
  ppc: introduce helpers for mfocrf/mtocrf
  ppc: reorganize gen_compute_fprf
  ppc: introduce gen_op_mfcr/gen_op_mtcr
  ppc: introduce ppc_get_crf and ppc_set_crf
  ppc: use movcond for isel
  ppc: store CR registers in 32 1-bit registers
  ppc: use movcond to implement evsel
  ppc: inline ppc_get_crf/ppc_set_crf when clearer
  ppc: dump all 32 CR bits

 include/exec/cpu_ldst.h  | 120 ++++++++-
 linux-user/elfload.c     |   4 +-
 linux-user/main.c        |   9 +-
 linux-user/signal.c      |   8 +-
 monitor.c                |   9 +-
 target-ppc/cpu.h         |  66 ++++-
 target-ppc/excp_helper.c |   5 +-
 target-ppc/fpu_helper.c  |  82 +++---
 target-ppc/gdbstub.c     |  42 +--
 target-ppc/helper.h      |   9 +-
 target-ppc/helper_regs.h |  11 +-
 target-ppc/int_helper.c  |  46 +++-
 target-ppc/kvm.c         |  11 +-
 target-ppc/machine.c     |   9 +
 target-ppc/translate.c   | 686 ++++++++++++++++++++++++-----------------------
 15 files changed, 631 insertions(+), 486 deletions(-)

-- 
1.8.3.1




reply via email to

[Prev in Thread] Current Thread [Next in Thread]