[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 05/14] piix4: use PCI address space instead of system
From: |
Leon Alrae |
Subject: |
[Qemu-devel] [PULL 05/14] piix4: use PCI address space instead of system memory |
Date: |
Fri, 13 Feb 2015 10:02:03 +0000 |
From: Hervé Poussineau <address@hidden>
piix4 is only used on MIPS Malta board, which gives get_system_memory()
to pci_register_bus().
Signed-off-by: Hervé Poussineau <address@hidden>
Signed-off-by: Leon Alrae <address@hidden>
---
hw/isa/piix4.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/hw/isa/piix4.c b/hw/isa/piix4.c
index 0cacc3b..a9916df 100644
--- a/hw/isa/piix4.c
+++ b/hw/isa/piix4.c
@@ -86,7 +86,7 @@ static int piix4_initfn(PCIDevice *dev)
{
PIIX4State *d = DO_UPCAST(PIIX4State, dev, dev);
- isa_bus_new(DEVICE(d), get_system_memory(),
+ isa_bus_new(DEVICE(d), pci_address_space(dev),
pci_address_space_io(dev));
piix4_dev = &d->dev;
qemu_register_reset(piix4_reset, d);
--
2.1.0
- [Qemu-devel] [PULL 00/14] target-mips queue, Leon Alrae, 2015/02/13
- [Qemu-devel] [PULL 04/14] mips: remove isa_mem_base usage, Leon Alrae, 2015/02/13
- [Qemu-devel] [PULL 05/14] piix4: use PCI address space instead of system memory,
Leon Alrae <=
- [Qemu-devel] [PULL 03/14] jazz: remove usage of isa_mem_base, Leon Alrae, 2015/02/13
- [Qemu-devel] [PULL 13/14] target-mips: pass 0 instead of -1 as rs in microMIPS LUI instruction, Leon Alrae, 2015/02/13
- [Qemu-devel] [PULL 07/14] isa: remove isa_mem_base variable, Leon Alrae, 2015/02/13
- [Qemu-devel] [PULL 02/14] jazz: do not explode QEMUMachineInitArgs structure, Leon Alrae, 2015/02/13
- [Qemu-devel] [PULL 06/14] gt64xxx: remove isa_mem_base usage, Leon Alrae, 2015/02/13
- [Qemu-devel] [PULL 01/14] isa: add memory space parameter to isa_bus_new, Leon Alrae, 2015/02/13
- [Qemu-devel] [PULL 11/14] target-mips: use CP0EnLo_XI instead of magic number, Leon Alrae, 2015/02/13
- [Qemu-devel] [PULL 12/14] target-mips: fix broken snapshotting, Leon Alrae, 2015/02/13
- [Qemu-devel] [PULL 08/14] target-mips: Make CP0.Status.CU1 read-only for the 5Kc and 5KEc processors, Leon Alrae, 2015/02/13
- [Qemu-devel] [PULL 10/14] target-mips: ll and lld cause AdEL exception for unaligned address, Leon Alrae, 2015/02/13