[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-devel] [PATCH v5 6/6] target-arm: cpu.h document why env->spsr exi

From: Alex Bennée
Subject: [Qemu-devel] [PATCH v5 6/6] target-arm: cpu.h document why env->spsr exists
Date: Mon, 23 Mar 2015 17:05:44 +0000

I was getting very confused about the duplication of state so wanted to
make it explicit.

Signed-off-by: Alex Bennée <address@hidden>

diff --git a/target-arm/cpu.h b/target-arm/cpu.h
index 083211c..6dc1799 100644
--- a/target-arm/cpu.h
+++ b/target-arm/cpu.h
@@ -155,6 +155,11 @@ typedef struct CPUARMState {
        This contains all the other bits.  Use cpsr_{read,write} to access
        the whole CPSR.  */
     uint32_t uncached_cpsr;
+    /* The spsr is a alias for spsr_elN where N is the current
+     * exception level. It is provided for here so the TCG msr/mrs
+     * implementation can access one register. Care needs to be taken
+     * to ensure the banked_spsr[] is also updated.
+     */
     uint32_t spsr;
     /* Banked registers.  */

reply via email to

[Prev in Thread] Current Thread [Next in Thread]