[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH target-arm v7 00/15] Next Generation Xilinx Zynq

From: Peter Maydell
Subject: Re: [Qemu-devel] [PATCH target-arm v7 00/15] Next Generation Xilinx Zynq SoC
Date: Thu, 7 May 2015 15:07:07 +0100

On 6 May 2015 at 23:50, Peter Crosthwaite <address@hidden> wrote:
> Hi Peter and all,
> Xilinx's next gen SoC has been announced. This series adds a SoC and
> board.
> Series start with addition of ARM cortex A53 support (P1 and P2). The
> Soc skeleton is then added with GIC, EMACs and UARTs added. The
> pre-existing models for GEM and UART are not SoC friendly (no visible
> state struct), so those are refactored for SoC.
> Create a model of the EP108 board. Currently this doesn't have any
> EP108 specific features but is a usable board exposing the user visible
> features of the raw SoC.
> See individual patches for detailed change logs.
> changed since v6 (Edgar review):
> Added GIC region size macro
> Added GIC alises

I've made some comments about these new GIC bits. Other than that
I don't have any problem with the rest of the series (though I haven't
actually reviewed all the patches, I'm happy not to :-))

-- PMM

reply via email to

[Prev in Thread] Current Thread [Next in Thread]