[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH v2 1/2] target-mips: Misaligned memory accesses

From: Andreas Färber
Subject: Re: [Qemu-devel] [PATCH v2 1/2] target-mips: Misaligned memory accesses for R6
Date: Mon, 11 May 2015 15:00:48 +0200
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:31.0) Gecko/20100101 Thunderbird/31.6.0

Am 11.05.2015 um 13:30 schrieb Yongbok Kim:
> Release 6 requires misaligned memory access support for all ordinary memory
> access instructions (for example, LW/SW, LWC1/SWC1).
> However misaligned support is not provided for certain special memory accesses
> such as atomics (for example, LL/SC).
> Allows misaligned accesses from mips_cpu_do_unaligned_access() callback,
> if it is a R6 core. As the helper functions of LL/SC is checking misalignment,
> just allowing all for R6 is good enough.
> Signed-off-by: Yongbok Kim <address@hidden>
> ---
>  target-mips/op_helper.c      |    7 +++++++
>  target-mips/translate_init.c |    2 +-
>  2 files changed, 8 insertions(+), 1 deletions(-)

Reviewed-by: Andreas Färber <address@hidden>


SUSE Linux GmbH, Maxfeldstr. 5, 90409 Nürnberg, Germany
GF: Felix Imendörffer, Jane Smithard, Dilip Upmanyu, Graham Norton; HRB
21284 (AG Nürnberg)

reply via email to

[Prev in Thread] Current Thread [Next in Thread]